-
1
-
-
84885245179
-
Extending the Limits of Air Cooling with Thermoelectrically Enhanced Heat Sinks
-
Dallas, TX, USA, June
-
J. Bierschenk and D. Johnson. Extending the Limits of Air Cooling with Thermoelectrically Enhanced Heat Sinks. In ITHERM-2004, Dallas, TX, USA, June 2004.
-
(2004)
ITHERM-2004
-
-
Bierschenk, J.1
Johnson, D.2
-
2
-
-
0034316092
-
Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors
-
David Brooks, Pradip Bose, Stanley Schuster, Hans M. Jacobson, Prabhakar Kudva, Alper Buyuktosunoglu, John-David Wellman, Victor V. Zyuban, Manish Gupta, and Peter W. Cook. Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. IEEE Micro, 20(6):26-44, 2000.
-
(2000)
IEEE Micro
, vol.20
, Issue.6
, pp. 26-44
-
-
Brooks, D.1
Bose, P.2
Schuster, S.3
Jacobson, H.M.4
Kudva, P.5
Buyuktosunoglu, A.6
Wellman, J.-D.7
Zyuban, V.V.8
Gupta, M.9
Cook, P.W.10
-
3
-
-
0034836755
-
Dynamic Thermal Management for High-Performance Microprocessors
-
Nuevo Leone, Mexico, January
-
David Brooks and Margaret Martonosi. Dynamic Thermal Management for High-Performance Microprocessors. In HPCA-7, pages 171-182, Nuevo Leone, Mexico, January 2001.
-
(2001)
HPCA-7
, pp. 171-182
-
-
Brooks, D.1
Martonosi, M.2
-
4
-
-
0033719421
-
Wattch: A Framework for Architectural-Level Power Analysis and Optimizations
-
Vancouver, British Columbia, Canada, June
-
David Brooks, Vivek Tiwari, and Margaret Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In ISCA-27, pages 83-94, Vancouver, British Columbia, Canada, June 2000.
-
(2000)
ISCA-27
, pp. 83-94
-
-
Brooks, D.1
Tiwari, V.2
Martonosi, M.3
-
5
-
-
34548257340
-
Understanding the Thermal Implications of Multi-Core Architectures
-
August
-
Pedro Chaparro, José González, Grigorios Magklis, Qiong Cai, and Antonio González. Understanding the Thermal Implications of Multi-Core Architectures. IEEE Transactions on Parallel and Distributed Systems, 18(8):1055-1065, August 2007.
-
(2007)
IEEE Transactions on Parallel and Distributed Systems
, vol.18
, Issue.8
, pp. 1055-1065
-
-
Chaparro, P.1
González, J.2
Magklis, G.3
Cai, Q.4
González, A.5
-
6
-
-
70449701749
-
-
David. S. Chau, Greg Chrysler, Sridhar Narasimhan, D. Ganapathy, and K. Lofgreen. Feasibility Study of Using Solid State Refrigeration Technologies for Electronic Cooling. In ITHERM 06 [12], pages 464-469.
-
David. S. Chau, Greg Chrysler, Sridhar Narasimhan, D. Ganapathy, and K. Lofgreen. Feasibility Study of Using Solid State Refrigeration Technologies for Electronic Cooling. In ITHERM 06 [12], pages 464-469.
-
-
-
-
7
-
-
34548271550
-
Performance Implications of Single Thread Migration on a Chip Multi-Core
-
Theofanis Constantinou, Yiannakis Sazeides, Pierre Michaud, Damien Fetis, and André Seznec. Performance Implications of Single Thread Migration on a Chip Multi-Core. SIGARCH Computer Architecture News, 33(4):80-91, 2005.
-
(2005)
SIGARCH Computer Architecture News
, vol.33
, Issue.4
, pp. 80-91
-
-
Constantinou, T.1
Sazeides, Y.2
Michaud, P.3
Fetis, D.4
Seznec, A.5
-
8
-
-
33845904113
-
Techniques for Multicore Thermal Management: Classi cation and New Exploration
-
Boston, MA, USA, June
-
James Donald and Margaret Martonosi. Techniques for Multicore Thermal Management: Classi cation and New Exploration. In ISCA-33, pages 78-88, Boston, MA, USA, June 2006.
-
(2006)
ISCA-33
, pp. 78-88
-
-
Donald, J.1
Martonosi, M.2
-
9
-
-
12344252114
-
Heat-and-Run: Leveraging SMT and CMP to Manage Power Density Through the Operating System
-
Boston, MA, USA, October
-
Mohamed Gomaa, Michael D. Powell, and T. N. Vijaykumar. Heat-and-Run: Leveraging SMT and CMP to Manage Power Density Through the Operating System. In ASPLOS-11, pages 260-270, Boston, MA, USA, October 2004.
-
(2004)
ASPLOS-11
, pp. 260-270
-
-
Gomaa, M.1
Powell, M.D.2
Vijaykumar, T.N.3
-
10
-
-
1542269347
-
Reducing Power Density through Activity Migration
-
Seoul, Korea, August
-
Seongmoo Heo, Kenneth Barr, and Krste Asanović. Reducing Power Density through Activity Migration. In ISLPED-03, pages 217-222, Seoul, Korea, August 2003.
-
(2003)
ISLPED-03
, pp. 217-222
-
-
Heo, S.1
Barr, K.2
Asanović, K.3
-
11
-
-
28444436332
-
The Need for a Full-Chip and Package Thermal Model for Thermally Optimized IC Designs
-
San Diego, CA, USA, August
-
Wei Huang, Eric Humenay, Kevin Skadron, and Mircea R. Stan. The Need for a Full-Chip and Package Thermal Model for Thermally Optimized IC Designs. In ISLPED-05, pages 245-250, San Diego, CA, USA, August 2005.
-
(2005)
ISLPED-05
, pp. 245-250
-
-
Huang, W.1
Humenay, E.2
Skadron, K.3
Stan, M.R.4
-
12
-
-
70449698188
-
-
ITHERM-2006, San Diego, CA, USA, May-June 2006.
-
ITHERM-2006, San Diego, CA, USA, May-June 2006.
-
-
-
-
14
-
-
33750909468
-
Nano and Micro Technology-Based Next Next-Generation Package-Level Cooling Solutions
-
November
-
Ravi S. Prasher, Je-Young Chang, Ioan Sauciuc, Sridhar Narasimhan, David Chau, Greg Chrysler, Alan Myers, Suzana Prstic, and Chuan Hu. Nano and Micro Technology-Based Next Next-Generation Package-Level Cooling Solutions. Intel Technology Journal, 9(4):14, November 2005.
-
(2005)
Intel Technology Journal
, vol.9
, Issue.4
, pp. 14
-
-
Prasher, R.S.1
Chang, J.-Y.2
Sauciuc, I.3
Narasimhan, S.4
Chau, D.5
Chrysler, G.6
Myers, A.7
Prstic, S.8
Hu, C.9
-
15
-
-
0003450887
-
CACTI 3.0: An Integrated Cache Timing, Power, and Area Model
-
Report 2001/2, COMPAQ WRL, 2001
-
Premkishore Shivakumar and Norman P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report WRL Research Report 2001/2, COMPAQ WRL, 2001.
-
Technical Report WRL Research
-
-
Shivakumar, P.1
Jouppi, N.P.2
-
16
-
-
0038684860
-
-
San Diego, CA, USA, June
-
Kevin Skadron, Mircea R. Stan, Wei Huang, Sivakumar Velusamy, Karthik Sankaranarayanan, and David Tarjan. Temperature-Aware Microarchitecture. In ISCA-30, pages 2-13, San Diego, CA, USA, June 2003.
-
(2003)
ISCA-30
, pp. 2-13
-
-
Skadron, K.1
Stan, M.R.2
Huang, W.3
Velusamy, S.4
Sankaranarayanan, K.5
Tarjan, D.6
Microarchitecture, T.-A.7
-
17
-
-
0029749587
-
Thermal Management of Power Electronics Using Thermoelectric Coolers
-
Pasadena, CA, USA, March
-
th International Conference on Thermoelectrics, pages 252-255, Pasadena, CA, USA, March 1996.
-
(1996)
th International Conference on Thermoelectrics
, pp. 252-255
-
-
Vandersande, J.W.1
Fleurial, J.-P.2
-
18
-
-
0035846181
-
Thin-Film Thermoelectric Devices With High Room-Temperature Figures of Merit
-
October
-
Rama Venkatasubramanian, Edward Siivola, Thomas Colpitts, and Brooks O'Quinn. Thin-Film Thermoelectric Devices With High Room-Temperature Figures of Merit. Nature, 413:597-602, October 2001.
-
(2001)
Nature
, vol.413
, pp. 597-602
-
-
Venkatasubramanian, R.1
Siivola, E.2
Colpitts, T.3
O'Quinn, B.4
-
19
-
-
67650300737
-
Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Technical Report Univ. of Virginia Department of Computer Science
-
Technical Report CS-2003-05, Univ. of Virginia
-
Yan Zhang, Dharmesh Parikh, Karthik Sankaranarayanan, Kevin Skadron, and Mircea Stan. Hotleakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Technical Report Univ. of Virginia Department of Computer Science, Technical Report CS-2003-05, Univ. of Virginia, 2003.
-
(2003)
-
-
Zhang, Y.1
Parikh, D.2
Sankaranarayanan, K.3
Skadron, K.4
Stan, M.5
|