Workload adaptive shared memory multicore processors with reconfigurable interconnects

2009 IEEE 7th Symposium on Application Specific Processors, SASP 2009

Volumn , Issue , 2009, Pages 7-14

  Akram, Shoaib ^a   Kumar, Rakesh ^a   Chen, Deming ^a  

^a United States of America   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDITIONAL LOGIC; MULTI-CORE PROCESSOR; PROGRAM PHASIS; PROPOSED ARCHITECTURES; RECONFIGURABLE INTERCONNECTS; RECONFIGURABLE LOGIC; SHARED MEMORIES;

INTERCONNECTION NETWORKS; MULTIPROGRAMMING;

PROGRAM PROCESSORS;

EID: 70350746335     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SASP.2009.5226329     Document Type: Conference Paper

References (17)

1. James Balfour and William J. Dally. Design tradeoffs for tiled cmp onchip networks. In ICS '06: Proceedings of the 20th annual international conference on Supercomputing, pages 187-198, New York, NY, USA, 2006. ACM.
2. Nathan L. Binkert, Ronald G. Dreslinski, Lisa R. Hsu, Kevin T. Lim, Ali G. Saidi, and Steven K. Reinhardt. The m5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, July-Aug 2006.
3. Jason F. Cantin, Mikko H. Lipasti, and James E. Smith. Improving multiprocessor performance with coarse-grain coherence tracking. In ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, pages 246-257, Washington, DC, USA, 2005. IEEE Computer Society.
4. John B. Carter, Contact John, and B. Carter. Design of the munin distributed shared memory system. Journal of Parallel and Distributed Computing, 29, 1995.
5. E. Duesterwald, C. Cascaval, and Sandhya Dwarkadas. Characterizing and predicting program behavior and its variability. pages 220-231, Sept.-1 Oct. 2003.
6. Noel Eisley, Li-Shiuan Peh, and Li Shang. In-network cache coherence. In MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 321-332, Washington, DC, USA, 2006. IEEE Computer Society. (Pubitemid 351337007)
7. Andrew W. Wilson Jr. Hierarchical cache/bus architecture for shared memory multiprocessors. In Proceedings of the 14th annual international symposium on Computer architecture, 1987.
8. M.M. Kim, J.D. Davis, M. Oskin, and T. Austin. Polymorphic on-chip networks. In Computer Architecture, 2008. ISCA '08. 35th International Symposium on, pages 101-112, June 2008.
9. David Kroft. Lockup-free instruction fetch/prefetch cache organization. In ISCA '81: Proceedings of the 8th annual symposium on Computer Architecture, pages 81-87, Los Alamitos, CA, USA, 1981. IEEE Computer Society Press.
10. Rakesh Kumar, Victor Zyuban, and Dean M. Tullsen. Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling. In Proceedings of the 32nd International Symposium on Computer Architecture, June 2005.
11. Lizy Kurian and Eugene John. A dynamically reconfigurable interconnect for array processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(1):150-157, March 1998.
12. Michael R. Marty and Mark D. Hill. Coherence ordering for ring-based chip multiprocessors. In MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 309-320, Washington, DC, USA, 2006. IEEE Computer Society.
13. Andreas Moshovos. Regionscout: Exploiting coarse grain sharing in snoop-based coherence. SIGARCH Comput. Archit. News, 33(2):234-245, 2005.
14. J. Rose and S. Brown. Flexibility of interconnection structures for field-programmable gate arrays. Solid-State Circuits, IEEE Journal of, 26(3):277-282, Mar 1991.
15. B. Sinharoy, R. N. Kalla, J. M. Tendler, and R. J. Eickemeyer. Power5 system microarchitecture. IBM J. RES. and DEV., 49(4/5):505-521, July/September 2005.
16. Per Stenström. A survey of cache coherence schemes for multiprocessors. Computer, 23(6):12-24, 1990.
17. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. The splash-2 programs: characterization and methodological considerations. In ISCA '95: Proceedings of the 22nd annual international symposium on Computer architecture, pages 24-36, New York, NY, USA, 1995. ACM.