An offset cancelled winner-take-all circuit

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E92-A, Issue 2, 2009, Pages 430-435

  Kim, Dongsoo ^a   Cheon, Jimin ^a   Han, Gunhee ^a  

^a Yonsei University   (South Korea)

Author keywords

Device mismatch; Offset cancellation; Offset error; Threshold variation; Winner Take ALL (WTA)

Indexed keywords

TIMING CIRCUITS;

DEVICE MISMATCH; OFFSET CANCELLATION; OFFSET ERRORS; THRESHOLD VARIATION; WINNER TAKE ALLS;

ERRORS;

EID: 70350711081     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1587/transfun.E92.A.430     Document Type: Article

References (11)

1. J. Choi and B.J. Sheu, "A high-precision VLSI winner-take-all circuit for self-organizing neural networks," IEEE J. Solid-State Circuits, vol.28, no.5, pp.576-583, 1993.
2. J.A. Starzyk and Y.-W. Jan, "A voltage based winner takes all circuit for analog neural networks," Proc. Midwest Symp. on Circuits and Systems, pp.501-504, Ames, IA, 1996.
3. I. Opris, "Analog rank extractors," IEEE Trans. Circuits Syst. I, vol.44, no.12, pp.1114-1121, Dec. 1997.
4. J. Ramírez-Angulo, G. Ducoudray-Acevedo, R.G. Carvajal, and A. López-Martín, "Low voltage high performance voltage mode and current mode WTA circuits based on flipped voltage follower," IEEE Trans. Circuits Syst. II, vol.52, no.5, pp.420-423, July 2005.
5. D. Kim, J. Cho, S. Lim, D. Lee, and G. Han, "A 5000 S/s single- chip smart eye-tracking sensor," ISSCC Dig. Tech. Papers, pp.46-47, Feb. 2008.
6. K. Choe and G. Han, "A pixel array PSD with divide-by-M winner-take-all architecture," IEICE Electronics Express, vol.4, no.3, pp.82-87, Feb. 2007.
7. W.-C. Fang, B.J. Sheu, O.T.-C. Chen, and J. Choi, "A VLSI neural processor for image data compression using self-organizing networks," IEEE Trans. Neural Netw., vol.3, no.3, pp.506-518, May 1992.
8. G.A. Andreou, K.A. Boahen, P.O. Pouliquen, A. Papasovic, R.E. Jenkins, and K. Strohbehn, "Current-mode subthreshold MOS circuits for analog VLSI neural systems," IEEE Trans. Neural Netw., vol.2, no.2, pp.205-213, 1991.
9. H. Miwa, K. Yang, P. Pouliquen, N. Kumar, and A. Andreou, "Storage enhancement techniques for digital memory based, analog computational engines," IEEE Int. Symp. Circuits Systems, vol.5, pp.45-49, 1994.
10. C.C. Enz and G.C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol.84, pp.1584-1614, Nov. 1996.
11. HSPICE Simulation and Analysis User Guide, Synopsys Inc., 2005.