Low-Voltage High-Performance Voltage-Mode and Current-Mode WTA Circuits Based on Flipped Voltage Followers

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 7, 2005, Pages 420-423

  Lopez Martin A ^a,d   Carvajal, R G ^a,c   Ducoudray Acevedo, G ^b  

^a New Mexico State University   (United States)

^b UNIVERSITY OF PUERTO RICO   (Puerto Rico)

^c UNIVERSITY OF SEVILLE   (Spain)

^d PUBLIC UNIVERSITY OF NAVARRE   (Spain)

Author keywords

analog circuits; Analog CMOS circuits; winner take all (WTA)

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC IMPEDANCE; ELECTRIC POTENTIAL; MOSFET DEVICES; THRESHOLD VOLTAGE;

ANALOG CMOS CIRCUITS; WINNER-TAKE-ALL (WTA) ANALOG CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 24044489843     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.850433     Document Type: Article

References (13)

1. T. Yamakawa, “A fuzzy inference engine in nonlinear analog mode and its applications to a fuzzy logic control,” IEEE Trans. Neural Netw., vol. 4, no. 3, pp. 496–522, May 1993.
2. J. Lazzaro, S. Lyckenbush, M. A. Malhowad, and C. Mead, “Winner-take-all of O(n) complexity,” in Advances in Neural Signal Processing Systems, D. S. Touretzky, Ed: Morgan Kaufmann, 1989, pp. 703–711.
3. R. G. Carvajal, A. Torralba, R. Millan, and L. G. Franquelo, “Automatic synthesis of analog and mixed-signal fuzzy controllers with emphasis in power consumption,” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 5, Orlando, FL, 1999, pp. 571–574.
4. B. Liu and C. Huang, “Array based fuzzy inference mechanism implemented with current mode CMOS circuits,” in Proc. Int. Conf. Circuits and Systems, vol. 5, London, U.K., Jun. 1994, pp. 537–540.
5. I. Baturone, S. Sanchez-Solano, A. Barriga, and J. L. Huertas, “Implementation of CMOS fuzzy controllers as mixed-signal integrated circuits,” IEEE Trans. Fuzzy Syst., vol. 5, no. 2, pp. 1–19, Feb. 1997.
6. I. Opris, “Rail-to-rail multiple-input min/max circuit,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 1, pp. 137–140, Jan. 1998.
7. S. Liu, P. Chen, C. Chen, and J. Hwu, “Analog maximum, median and minimum circuit,” in Proc. IEEE Int. Symp. Circuits and Systems, Hong Kong, Jun. 1997, pp. 257–260.
8. Z. Gunay and E. Sanchez-Sinencio, “CMOS winner-take-all circuits: A detail comparison,” in Proc. IEEE Int. Symp. Circuits and Systems, Hong Kong, Jun. 1997, pp. 41–44.
9. T. Serrano-Gotarredona and B. Linares-Barranco, “A high-precision current-mode WTA-MAX circuit with multichip capability,” IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 280–286, Feb. 1998.
10. T. Serrano and B. Linares-Barranco, “A modular current-mode high-precision winner-take-all circuit,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 2, pp. 132–134, Feb. 1995.
11. J. Ramirez-Angulo, R. G. Carvajal, A. Torralba, J. Galan, and J. Tombs, “The flipped voltage follower: A useful cell for low-voltage low-power circuit design,” in Proc. IEEE ISCAS, vol. 3, Scottsdale, AZ, May 26–29, 2002, pp. 615–618.
12. J. Ramirez-Angulo, S. Baswa, A. Lopez-Martin, and R. G. Carvajal, “Winner-take-all class AB input stage: A novel concept for low-voltage power-efficient class AB amplifiers,” in Proc. Int. Symp. Circuits and Systems, vol. 1, May 2004, pp. 1028–1031.
13. J. Ramirez-Angulo, R. G. Carvajal, and A. Torralba, “Low supply voltage high-performance CMOS current mirror with low input and output voltage requirements,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 51, no. 3, pp. 124–129, Mar. 2004.