New approach to LUT implementation and accumulation for memory-based multiplication

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2009, Pages 453-456

  Meher, Pramod Kumar ^a  

^a INSTITUTE FOR INFOCOMM RESEARCH   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

COMBINATIONAL CIRCUITS; COMPUTATIONAL DELAYS; DELAY PRODUCT; HIGH-PRECISION; LOOK-UP-TABLE; NEW APPROACHES;

EID: 70350164488     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2009.5117783     Document Type: Conference Paper

References (7)

1. International Technology Roadmap for Semiconductors. [Online]. Available: http://public.itrs.net/
2. H.-R. Lee, C.-W. Jen, and C.-M. Liu, "On the design automation of the memory-based VLSI architectures for FIR filters," IEEE Trans. Consumer Electronics, vol. 39, no. 3, pp. 619-629, Aug. 1993.
3. H.-C. Chen, J.-I. Guo, T.-S. Chang, and C.-W. Jen, "A memory-efficient realization of cyclic convolution and its application to discrete cosine transform," IEEE Trans. Circuits Syst for Video Technol., vol. 15, no. 3, pp. 445-453, Mar. 2005.
4. D. F. Chiper, M. N. S. Swamy, M. O. Ahmad, and T. Stouraitis, "Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST," IEEE Trans. Circuits Syst-I: Regular Papers, vol. 52, no. 6, pp. 1125-1137, June 2005.
5. P. K. Meher, "Systolic designs for DCT using a low-complexity con-current convolutional formulation," IEEE Trans. Circuits & Systems for Video Technology, vol. 16, no. 9, pp. 1041-1050, Sept. 2006.
6. "Synposys, DesignWare. Foundry Libraries, Mountain View, CA." [Online]. Available: http://www.synopsys.com/
7. TSMC 0.l8um Process 1.8-Volt SAGE-X™ Standard Cell Library Databook, Release 4.1. Sunnyvale, CA: Artisan Components, Sept. 2003.