On evolutionary synthesis of linear transforms in FPGA

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5216 LNCS, Issue , 2008, Pages 141-152

  Vašíček, Zdeněk ^a   Žádník, Martin ^a   Sekanina, Lukáš ^a   Tobola, Jiří ^a  

^a BRNO UNIVERSITY OF TECHNOLOGY   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HEURISTIC METHODS;

CONSTANT MULTIPLIERS; DATA PATHS; EVOLUTIONARY APPROACH; HARDWARE ACCELERATION; LINEAR TRANSFORM; ORDERS OF MAGNITUDE; PROBLEM INSTANCES; SINGLE INPUT;

MATHEMATICAL TRANSFORMATIONS;

EID: 70349858079     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-85857-7_13     Document Type: Conference Paper

References (12)

1. Higuchi, T., Liu, Y., Yao, X.: Evolvable Hardware. Springer, Heidelberg (2006
2. Miller, J., Job, D., Vassilev, V.: Principles in the Evolutionary Design of Digital Circuits - Part I. Genetic Programming and Evolvable Machines 1(1), 8-35 (2000
3. Aoki, T., Homma, N., Higuchi, T.: Evolutionary Synthesis of Arithmetic Circuit Structures. Artificial Intelligence Review 20(3-4), 199-232 (2003
4. Higuchi, T., Iwata, M., Keymeulen, D., Sakanashi, H., Murakawa, M., Kajitani, I., Takahashi, E., Toda, K., Salami, M., Kajihara, N., Otsu., N.: Real-World Applications of Analog and Digital Evolvable Hardware. IEEE Transactions on Evolutionary Computation 3(3), 220-235 (1999
5. Pecenka, T., Kotasek, Z., Sekanina, L., Strnadel, J.: Automatic discovery of RTL benchmark circuits with predefined testability properties. In: 2005 NASA / DoD Conference on Evolvable Hardware, pp. 51-58. IEEE Computer Society, Los Alamitos (2005
6. Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays. Springer, Heidelberg (2004
7. Erba, M., Rossi, R., Liberali, V., Tettamanzi, A.: An evolutionary approach to automatic generation of VHDL code for low-power digital filters. In: Miller, J., Tomassini, M., Lanzi, P.L., Ryan, C., Tetamanzi, A.G.B., Langdon, W.B. (eds.) EuroGP 2001. LNCS, vol.2038, pp. 36-50. Springer, Heidelberg (2001
8. Hounsell, B.I., Arslan, T., Thomson, R.: Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform. Soft Computing 8(5), 307-317 (2004
9. Homma, N., Aoki, T., Higuchi, T.: Multiplier block synthesis using evolutionary graph generation. In: 6th NASA / DoD Workshop on Evolvable Hardware (EH 2004), pp. 79-82. IEEE Computer Society Press, Los Alamitos (2004
10. Voronenko, Y., Puschel, M.: Multiplierless multiple constant multiplication. ACM Transactions on Algorithms 3(2), 1-282 (2007
11. Sekanina, L.: Virtual reconfigurable circuits for real-world applications of evolvable hardware. In: Tyrrell, A.M., Haddow, P.C., Torresen, J. (eds.) ICES 2003. LNCS, vol.2606, pp. 186-197. Springer, Heidelberg (2003
12. Shackleford, B.: A high-performance, pipelined, FPGA-based genetic algorithm machine. Genetic Programming and Evolvable Machines 2(1), 33-60 (2001