메뉴 건너뛰기




Volumn , Issue , 2009, Pages 1153-1158

3D packaging with through silicon via (TSV) for electrical and fluidic interconnections

Author keywords

[No Author keywords available]

Indexed keywords

3-D PACKAGES; 3D PACKAGING; CHIP CARRIER; COOLING LIQUID; ELECTRICAL INTERCONNECTIONS; FLUIDIC CHANNELS; FLUIDIC INTERCONNECTIONS; HEAT DISSIPATION; HEAT ENHANCEMENT; HERMETIC SEALING; LIQUID COOLING; POP FORMAT; SEALING TECHNIQUE; SILICON CARRIERS; THROUGH-SILICON-VIA; TWO-STACK;

EID: 70349663697     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECTC.2009.5074157     Document Type: Conference Paper
Times cited : (27)

References (7)
  • 2
    • 84869616309 scopus 로고    scopus 로고
    • http://www.itrs.net/Links/2007ITRS/Home2007.htm.
  • 3
    • 0035363424 scopus 로고    scopus 로고
    • Assessment of high-heat flux thermal management schemes
    • June
    • Issam Mudawar, "Assessment of high-heat flux thermal management schemes, " IEEE Trans. On Components and Packaging Technologies, Vol 24, Issue 2, June 2001, pg 122-141.
    • (2001) IEEE Trans. on Components And Packaging Technologies , vol.24 , Issue.2 , pp. 122-141
    • Mudawar, I.1
  • 4
    • 15044356680 scopus 로고    scopus 로고
    • Integrated microchannel cooling for three-dimensional electronic circuit architectures
    • J. Koo, S. Im, L. Jiang, and K. Goodson, "Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures", J. Heat Transfer, 2005, Vol. 127, 49-58.
    • (2005) J. Heat Transfer , vol.127 , pp. 49-58
    • S. Im, J.K.1    K. Goodson, L.J.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.