A new hardware implementation of the H.264 8×8 transform and quantization

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn , Issue , 2009, Pages 585-588

  Jeoong, Sung Park ^a   Ogunfunmi, Tokunbo ^a  

^a Department of Computer Science and Engineering   (United States)

Author keywords

H.264; Integer transform; Quantization

Indexed keywords

H.264; H.264/AVC; HARDWARE ARCHITECTURE; HARDWARE IMPLEMENTATIONS; INTEGER TRANSFORM; MOBILE APPLICATIONS; PARALLEL PROCESSING; QUANTIZATION; REDUNDANT MODULES; RESOURCE USAGE; RESOURCE UTILIZATIONS; TRANSFORM AND QUANTIZATION;

ACOUSTICS; HARDWARE; MOTION PICTURE EXPERTS GROUP STANDARDS;

SIGNAL PROCESSING;

EID: 70349469729     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer, T. Wedi Video coding with H.264/AVC: tools, performance, and complexity. Circuits and Systems Magazine IEEE, Vol. 4, Issue 1, pp. 7-28, 2004.
2. T. Wiegand, G. J. Sullivan, G. Bjontegaard and A. Luthra Overview of the H.264/AVC Video Coding Standard. IEEE Trans. Circuits Syst. Video Technol., Vol. 13, no. 7, pp. 560-576, July 2003.
3. S. Gordon, D. Marpe, and T. Wiegand ABT for Film Grain Reproduction in High Definition Sequences. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, doc. JVT-H029, Geneva, Switzerland, May 2003.
4. I. Amer, W. Badawy and G. Jullien High Performance Hardware Implementation of the H.264 Simplified Transform and Quantization. Proceedings of International Conference on Acoustics, Speech and Signal Processing, Philadelphia, Pennsylvania, USA, Vol. 2, pp. 1137-1140, March 2005.
5. R. Korah, J. Raja Paul Perinbam FPGA implementation of integer transform & quantizer for H.264 Encoder. Journal of VLSI signal processing systems - Springer, 2008.
6. R. Kordasiewicz, S. Shirani Hardware implementation of the optimized transform and quantization blocks of H.264. Canadian Conference on Electrical and Computer Engineering, Vol. 2, no. 7, pp. 943-946, May 2004.
7. A. Mendez Patifio, M. A. Martinez Peiro, F. Ballester, G. Paya Architectures for ICT on FPGA. Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on, Vol., no., pp. 403-406, 6-8 Dec. 2004.
8. Y. Li, Y. He, and S. Mei A Highly Parallel Joint VLSI Architecture for Transforms in H.264/AVC. Journal of Signal Processing Systems, vol. 50, No. 1, pp. 19-32, Jan. 2008.
9. S. Gordon, D. Marpe, and T. Wiegand Simplified Use of 8x8 Transform. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, doc. JVTI022, San Diego, USA, September 2003.
10. S. Gordon, D. Marpe, and T.Wiegand Simplified Use of 8x8 Transform - Proposal. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, doc. JVT-J029, Waikoloa, USA, December 2003.
11. S. Gordon, D. Marpe, and T.Wiegand Simplified Use of 8x8 Transform - Updated Proposal & Results. Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, doc. JVT-K028, Munich, Germany, March 2004.
12. H. Malvar, A. Hallapuro, M. Karczewicz and L. Kerofsky Low-Complexity Transform and Quautization in H.264/AVC. IEEE Trans. Circuits and Systems for Video Technology , vol. 13, No. 7, Jul. 2003.
13. S. Kim and W. Sung Fixed-point error analysis and word length optimization of 8x8 IDCT architectures. IEEE Trans. Circuits and Systems for Video Technology, vol. 8, No. 8, pp. 935-940, Dec. 1998.