A multi-format Blu-ray player SoC in 90nm CMOS
(44)
Ju, Chi Cheng
a
Liu, Tsu Ming
a
Yang, Chih Chieh
a
Lin, Shih Hung
a
Lan, Kuo Pin
a
Wu, Chien Hua
a
Wei, Ting Hsun
a
Lien, Chi Chin
a
Wu, Jiun Yuan
a
Hsiao, Chih Hao
a
Chen, Te Wei
a
Chu, Yeh Lin
a
Lin, Guan Yi
a
Chang, Yung Chang
a
Lin, Kung Sheng
a
Wang, Chih Ming
a
Lin, Hue Min
a
Cheng, Chia Yun
a
Chen, Chun Chia
a
Lin, Chien Hung
a
Lin, Yung Teng
a
Lee, Shang Ming
a
Yang, Ya Ching
a
Cheng, Yu Lun
a
Lee, Chen Chia
a
Lai, Ming Shiang
a
Wu, Wen Hua
a
Hu, Ted
a
Tseng, Chao Wei
a
Hsiao, Chen Yu
a
Lee, Wei Liang
a
Chen, Bo Jiun
a
Chiu, Pao Cheng
a
Chen, Shang Ping
a
Li, Kun Hsien
a
Chao, Kuan Hua
a
Chen, Chien Ming
a
Hsiao, Chuan Cheng
a
Ju, Jeffrey
a
Huang, Wei Hung
a
Wang, Chi Hui
a
Li, Hung Sung
a
Su, Evan
a
Chen, Joe
a
more..
|
-
1
-
-
2442646657
-
A 0.18μm CMOS front-end processor for a blu-ray disc recorder with an adaptive PRML
-
Feb.
-
GoangSeog Choi, et al., "A 0.18μm CMOS Front-End Processor for a Blu-Ray Disc Recorder with an Adaptive PRML," ISSCC Dig. Tech. Papers, pp. 426-427, Feb. 2004.
-
(2004)
ISSCC Dig. Tech. Papers
, pp. 426-427
-
-
Choi, G.1
-
2
-
-
28144450192
-
A CMOS multi-format read/write SoC for 7×Bluray/ 16×DVD/56× CD
-
Feb.
-
Jyh-Shin Pan, et al., "A CMOS Multi-Format Read/Write SoC for 7×Bluray/ 16×DVD/56× CD," ISSCC Dig. Tech. Papers, pp. 572-573, Feb. 2005.
-
(2005)
ISSCC Dig. Tech. Papers
, pp. 572-573
-
-
Pan, J.-S.1
-
3
-
-
70349291177
-
A 125mu;W, fully scalable MPEG-2 and H.264/AVC video decoder for mobile applications
-
Feb.
-
Tsu-Ming Liu, et al., "A 125mu;W, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications," ISSCC Dig. Tech. Papers, pp. 1576-1577, Feb. 2006.
-
(2006)
ISSCC Dig. Tech. Papers
, pp. 1576-1577
-
-
Liu, T.-M.1
-
4
-
-
34548835459
-
A 252kgate/71mW multi-standard multi-channel video decoder for high definition video applications
-
Feb.
-
Chih-Da Chien, et al., "A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications," ISSCC Dig. Tech. Papers, pp. 282-283, Feb. 2007.
-
(2007)
ISSCC Dig. Tech. Papers
, pp. 282-283
-
-
Chien, C.-D.1
-
5
-
-
34548827311
-
RTL-based Clock recovery architecture with all-digital duty- cycle correction
-
Ping-Ying Wang, et al., "RTL-based Clock Recovery Architecture with All-Digital Duty- Cycle Correction," ISSCC Dig. Tech. Papers, pp. 254-255, Feb. 2007.
-
(2007)
ISSCC Dig. Tech. Papers
, pp. 254-255
-
-
Wang, P.-Y.1
-
6
-
-
67650002091
-
A 125Mpixels/sec Full-HD MPEG-2/H.264/VC-1 video decoder for blu-ray applications
-
Nov.
-
Chi-Cheng Ju, Tsu-Ming Liu et al., "A 125Mpixels/sec Full-HD MPEG-2/H.264/VC-1 Video Decoder for Blu-ray Applications," ASSCC Dig. Tech. Papers, pp. 9-12, Nov. 2008.
-
(2008)
ASSCC Dig. Tech. Papers
, pp. 9-12
-
-
Ju, C.-C.1
Liu, T.-M.2
|