Design and implementation of a framework for creating portable and efficient packet-processing applications

Proceedings of the 8th ACM International Conference on Embedded Software, EMSOFT'08

Volumn , Issue , 2008, Pages 237-244

  Morandi, Olivier ^a   Risso, Fulvio ^a   Valenti, Silvio ^b   Veglia, Paolo ^b  

^a POLITECNICO DI TORINO   (Italy)

^b TELECOM PARISTECH   (France)

Author keywords

High speed packet processing; Network code portability; Network processors; Network virtual machine

Indexed keywords

ABSTRACTING; COMPUTER ARCHITECTURE; EMBEDDED SOFTWARE; GENERAL PURPOSE COMPUTERS; INTEGRATED CIRCUIT DESIGN; NETWORK ARCHITECTURE; NETWORK CODING; NETWORK SECURITY; PROGRAM COMPILERS; SYSTOLIC ARRAYS; VIRTUAL MACHINE;

CODE PORTABILITY; DESIGN AND IMPLEMENTATIONS; GENERAL PURPOSE PROCESSORS; HARDWARE ABSTRACTION LAYERS; HARDWARE FUNCTIONALITIES; HETEROGENEOUS PLATFORMS; HIGH-SPEED PACKET PROCESSING; NETWORK PROCESSOR;

MULTICORE PROGRAMMING;

EID: 70349238967     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450058.1450091     Document Type: Conference Paper

References (21)

1. M. Baldi and F. Risso. Towards effective portability of packet handling applications across heterogeneous hardware platforms. In IWAN 2005: Proceedings of the 7th Annual International Working Conference on Active and Programmable Networks, Sophia Antipolis, France, November 2005.
2. M. Baldi and F. Risso. A framework for rapid development and portable execution of packet-handling applications. In ISSPIT 2005: Proceedings of the 5th IEEE International Symposium on Signal Processing and Information Technology, Athens, Greece, December 2005.
3. Cavium. Networks. Octeon Network Processors. http://www.caviumnetworks. com
4. Xelerated. Xelerator X11 network processor. http://www.xelerated.com
5. J. Wagner and R. Leupers. C compiler design for an industrial network processor. In LCTES '01: Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems, pages 155-164, New York, NY, USA, 2001.
6. R. Ennals, R. Sharp, and A. Mycroft. Linear types for packet processing. In ESOP 2004: Proceedings of the 13th European Symposium on Programming, pages 204-218, Barcelona, Spain, March 2004.
7. R. Ennals, R. Sharp, and A. Mycroft. Task Partitioning for Multi-core Network Processors. In Compiler Construction, volume 3443/2005 of Lecture Notes in Computer Science, pages 76-90. Springer Berlin/Heidelberg, March 2005.
8. M. K. Chen, X. F. Li, R. Lian, J. H. Lin, L. Liu, T. Liu, and R. Ju. Shangri-la: achieving high performance from compiled network applications while enabling ease of programming. In PLDI '05: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, pages 224-236, New York, NY, USA, 2005. ACM.
9. G. Memik and W. Mangione-Smith. Nepal: A framework for efficiently structuring applications for network processors. In Proceedings of the Network Processor Workshop in conjunction -with 9th International Symposium on High Performance Computer Architecture (HPCA-9), Anaheim, California, February 2003.
10. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. Efficiently computing static single assignment form and the control dependence graph. ACM Trans. Program. Lang. Syst., 13(4):451-490, 1991.
11. O. Morandi, F. Risso, M. Baldi, and A. Baldini. Enabling flexible packet filtering through dynamic code generation. In ICC 2008: Proceedings of the IEEE International Conference on Communications, Beijing, China, May 2008.
12. S. S. Muchnick. Advanced compiler design and implementation. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1997.
13. Z. Budimlic, K. D. Cooper, T. J. Harvey, K. Kennedy, T. S. Oberg, and S. W. Reeves. Fast copy coalescing and live-range identification. In PLDI '02: Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, pages 25-32, New York, NY, USA, 2002.
14. O. Morandi, F. Risso, P. Rolando, O. Hagsand, and P. Ekdahl. Mapping Packet Processing Applications on a Systolic Array Network Processor. In HPSR 2008: Proceedings of the IEEE 2008 International Conference on High Performance Switching and Routing, Shanghai, China, May 2008
15. C. W. Fraser, R. R. Henry, and T. A. Proebsting. Burg: fast optimal instruction selection and tree parsing. SIGPLAN Not., 27(4):68-76,1992.
16. L. George and A. W. Appel. Iterated register coalescing. ACM Trans. Program. Lang. Syst., 18(3):300-324, 1996.
17. P. Briggs, K. D. Cooper, and L. Torczon. Improvements to graph coloring register allocation. ACM Trans. Program. Lang. Syst., 16(3):428-455,1994.
18. D. Bernstein, M. Golumbic, y. Mansour, R. Pinter, D. Goldin, H. Krawczyk, and I. Nahshon. Spill code minimization techniques for optimizing compliers. In PLDI '89: Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation, pages 258-263, New York, NY, USA, 1989. ACM.
19. A. Korobeynikov. Improving switch lowering for the llvm compiler system. In SYRCoSE 2007: Proceedings of the 2007 Spring Young Researchers Colloquium on Software Engineering, Moscow, Russia, May 2007.
20. A. V. Aho and M. J. Corasick. Efficient string matching: an aid to bibliographic search. Commun. ACM, 18(6): 333-340, 1975.
21. O. Morandi, P. Monclus, G. Moscardi, and F. Risso. An intrusion detection sensor for the netvm virtual processor. Technical report, Politecnico di Torino, September 2007. TR-DAUIN-NG-02