Dynamic reconfigurable computing architecture for aerospace applications

IEEE Aerospace Conference Proceedings

Volumn , Issue , 2009, Pages

  LaMeres, Brock J ^a   Gauer, Clint ^a  

^a Montana State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTING ARCHITECTURE; DYNAMIC RECONFIGURABLE COMPUTING; EXTERNAL RADIATION; LOW POWER; MODES OF OPERATION; PARALLEL PROCESSING; PROTOTYPING; RADIATION TOLERANT; REAL-TIME APPLICATION; SPACECRAFT CONTROL SYSTEMS;

AEROSPACE APPLICATIONS; COMPUTER SCIENCE; SPACECRAFT;

REAL TIME SYSTEMS;

EID: 70349096858     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AERO.2009.4839513     Document Type: Conference Paper

References (13)

1. Melanie Berg, "Design for Radiation Effects", Military / Aerospace Programmable Logic Devices (MAPLD), Conference, Annapolis, MD, 2008.
2. C. Carmichael, B. Bridgford, G. Swift, M. Napier, "A Triple Module Redundancy Scheme for SEU Mitigation of Static Latch-Based FPGAs", Military / Aerospace Programmable Logic Devices (MAPLD) Conference, 2004.
3. th IEEE Midwest Symposium on Circuits and Systems, vol 3, pp. 1227-1230, August 18-21, 1996.
4. th annual workshop for LHC and Future experiments, Los Alamos National Laboratory, USA, 2004.
5. J. Greco, G. Cieslewski, A. Jacobs, I.A. Troxel, A.D. George, "Hardware/software interface for high-performance space computing with FPGA coprocessors", 2006 IEEE Aerospace Conference, pp 10, March 4-11, 2006.
6. th NASA Symposium on VLSI Design, Post Falls, ID, June 5-6, 2007.
7. S. Franklin, K. Jentung, B. Spence, M. McEachen, S. White, J. Samson, R. Some, J. Zsoldos, "The Space Technology 8 Mission", 2006 IEEE Aerospace Conference, pp 16, March 4-11, 2006.
8. R. M. Lea, I. P. Jalowiecki, D. K. Boughton, J. S. Yamaguchi, A. A. Pepe, V. H. Ozguz, and J. C. Carson, "A 3-D stacked chip packaging solution for miniaturized massively parallel processing," IEEE Trans. Adv. Packag., vol. 22, no. 3, pp. 424-432, Aug. 1999.
9. M. Karnezos, "3D packaging: Where all technologies come together," in Proc. IEEE/CPMT/SEMI 29th Int. Electron. Manufact. Technol. Symp., pp. 64-67, July 2004.
10. A. Holmes Siedle and L. Adams, "RADFETs: A Review of the Use of Metal-Oxide-Silicon Devices as Integrating Dosimeters" Radiation Physics and Chemistry, 28, (2) 235-244, 1986.
11. T Prognostic Cell [Online], Available: www.ridgetop-group.com
12. B. Gill, M. Nicolaidis, F. Wol, C. Papachristou, and S. Garverick, An efficient bics design for seus detection and correction in semiconductor memories," in Proceedings, Design, Automation and Test in Europe, pp. 592-597, March 2005.
13. T. Calin, F. L. Vargas, and M. Nicolaids. Upset-tolerant cmos sram using current monitoring: Prototype and test experiments. International Test Conference, pages 45-53, 199