A hardware accelerated semi analytic approach for fault trees with repairable components

11th International Conference on Computer Modelling and Simulation, UKSim 2009

Volumn , Issue , 2009, Pages 146-151

  Kara Zaitri, Chakib ^a   Ever, Enver ^a  

^a UNIVERSITY OF BRADFORD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTIC APPROACH; COMPLEX SYSTEMS; COMPUTER POWER; COMPUTER TIME; FAULT-TREES; HARDWARE-ACCELERATED; MONTE CARLO SIMULATION METHODS; SIMULATION PROGRAM; SOFTWARE-BASED; SOFTWARE-BASED SOLUTIONS; TOP EVENT PROBABILITY;

COMPUTER HARDWARE; COMPUTER SIMULATION LANGUAGES; FAULT TREE ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MONTE CARLO METHODS; RELIABILITY; SYSTEMS ENGINEERING;

COMPUTER SOFTWARE;

EID: 69649098418     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/UKSIM.2009.83     Document Type: Conference Paper

References (16)

1. O. M. Alsahli, "The Development of a Hardware Oriented Tool for Reliability and Safety Assessment", PhD Thesis, University of Bradford, UK, 1998.
2. J. Banks, J. S. Carson, B. L., Nelson, and D..M. Nicol. Discrete-Event System Simulation, (4th. ed.) Prentice-Hall: Upper Saddle River, NJ, 2005.
3. P. P. Chu, "Design techniques of FPGA based random number generator", Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies Conference, Laurel, Md, USA, September 1999.
4. J.B. Dugan, K.J.Sullivan, D. Coppit, "Developing a low-cost high-quality software tool for dynamic fault-tree analysis". IEEE Transactions Reliability 49(March):49-59, 2000. (Pubitemid 30912857)
5. G. Durairaj, I. Koren and C.M. Krishna, "Importance Sampling to Evaluate Real-Time System Reliability: A Case Study," Simulation, vol.76, no. 3, pp. 172-183, March 2001. (Pubitemid 33067804)
6. A. R. Ejlali and S. G. Miremadi, "Time to Failure Tree," Proceedings of the 49th Annual Reliability and Maintainability Symposium, (RAMS), Florida, USA, pp. 148-152, January 2003.
7. A. Ejlali, and S. G. Miremadi, "FPGA-based Monte Carlo Simulation for Fault Tree Analysis", Microelectronics Reliability, Vol.44, Issue: 6, pp. 1017- 1028, June 2004.
8. M. George and P. Alfke, "Linear Feedback Shift Registers in Virtex Devices", XILINX Application Note: Virtex Series and Virtex-II Series, XAPP210 (v1.3) April 30, 2007.
9. L. Kafka, O. Novak, "FPGA-based fault simulator" Design and Diagnostics of Electronic Circuits and systems, IEEE Volume , Issue , 0-0 0 Page(s):272 - 276. 2006. (Pubitemid 46287368)
10. C. Kara-Zaitri, "Disaster prevention and limitation: state of the art; tools and technologies, " International Journal of Disaster Prevention and Management, Vol.5 No.1, pp.30- 39 .1996.
11. K.B. Misra, "Reliability Analysis and Prediction: A Methodology Oriented Treatment". , Elsevier Science, The Netherlands 1992.
12. A. Parreira, JP Teixeira, MB Santos, "A Novel Approach to FPGA-based Hardware Fault Modeling and Simulation", Proceedings of the Design and Diagnostics of Electronic Circuits and Systems Workshop, 2003.
13. S. Timarchi, S.G. Miremadi, and A. Ejlali, "Evaluation of Some Exponential Random Number Generators Implemented by FPGA", Proceedings of the International Conference on Parallel and Distributed Computing and Networks (PDCN 2005), pp. 578-583, Innsbruck, Austria, February 2005.
14. R.B Worrell, SETS Reference Manual, NUREG/CR-4213. Sandia Laboratories, Washington, DC, 1985.
15. T. Yuge, K. Tagami, S. Yanagi, "Calculating top event probability of a fault tree with many repeated events" Journal of Quality in Maintenance Engineering Volume 12 Issue 4 , pp. 364-372,2006. (Pubitemid 44536583)
16. S. A. Zonouz, S. G. Miremadi, "A Fuzzy Monte Carlo Simulation Approach for Fault Tree Analysis", Proceedings of IEEE 52nd annual Reliability and Maintainability Symposium (RAMS), in Newport Beach, California, USA, January 2006.