Design and implementation of a multi level three-phase inverter with less switches and low qutput voltage distortion

Journal of Power Electronics

Volumn 9, Issue 4, 2009, Pages 593-603

  Ahmed, Mahrous E ^a   Mekhilef, Saad ^b  

^a SOUTH VALLEY UNIVERSITY   (Egypt)

^b UNIVERSITY OF MALAYA   (Malaysia)

Author keywords

Multi level inverter; Three level output waveform inverter; Total harmonic distortion; Two level inverter

Indexed keywords

EID: 69549083344     PISSN: 15982092     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (25)

1. Muhammad H. Rashid, Power Electronics, 2nd Edition, Prentice Hall, pp. 320-323, 1993.
2. Mansour Hashad and Jan Iwaszkiewicz, "A Novel Orthogonal-Vectors- Based Topology of Multilevel Inverters," IEEE Trans, on Ind. Electronics. Vol.49, No.4, pp. 868-874, 2002.
3. E. Cengelci U., Sulistijo O., Woo P., Enjeti, R. Teodorescu, and F. Blaabjerg, "A new medium-voltage PWM inverter topology for adjustable-speed drives," IEEE Trans. Ind. Application, Vol.35, pp. 628-637, May/June 1999.
4. Henning, P.H., Fuchs, H.D., Le Roux, A.D., du T. Mouton, H., "Development of a 1.5 MW, Seven Level Series-stacked Converter as an APF and Regeneration Converter for a DC Traction Substation," in proc. of 36th IEEE Specialists Conference on Power Electronics, pp.2270-2276, 2005.
5. Somasekhar, V.T., Gopakumar, K., "Three-level inverter configuration cascading two two-level inverters," IEE Proceedings Electric Power Applications, Vol.150, No.3, pp. 245-254, 2003.
6. Kanchan, R.S., Tekwani, P.N., Baiju, M.R., Gopakumar, K., Pittet, A., "Three-level inverter configuration with common-mode voltage elimination for induction motor drive," in Proc. of IEE Electric Power Applications, Vol.152, No.2, pp. 261-270, 2005. (Pubitemid 40564708)
7. A. Nabae, I. Takahashi, and H. Akagi, "A new neutral point clamped PWM inverter," IEEE Trans. Ind. Application, Vol.17, No.5, pp. 518-523, 1981.
8. M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practicable way to balance DC-link voltages," IEEE Trans. Ind. Electronics, Vol.49, No.5, pp. 752-765, 2002.
9. X. Yuan and I. Barbi, "Zero-voltage switching for the neutral-point clamped (NPC) inverter," IEEE Trans. Ind. Electronics, Vol.49, No.5, pp. 800-808, 2002.
10. J. S. Lai and F. Z. Peng, "Multilevel converters - A new breed of power converters," IEEE Trans. Ind. Application, Vol.32, No.3, pp. 509-517, 1996.
11. Jose Rodriguez, Jih-Sheng Lai, and Fang Zheng Peng, "Multilevel Inverters: A Survey of Topologies, Controls, and Applications," IEEE Trans. on Ind. Electronics, Vol.49, No.4, pp.724-738, 2002.
12. T. A. Meynard and H. Foch, "Multilevel choppers for high voltage applications," European Power Electron. Drives J., Vol.2, pp. 41-51, 1992.
13. F. Z. Peng and J. S. Lai, "Multilevel cascade voltage-source inverter with separate DC sources," U.S. Patent 5 642 275, June 24, 1997.
14. P. Hammond, "A new approach to enhance power quality for medium voltage ac drives," IEEE Trans. Ind. Application, Vol.33, pp. 202-208, Jan./Feb. 1997.
15. Celanovic, N., Boroyevich, D., "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," IEEE Trans. on Power Electronics, Vol.15, No.2, pp 242-249, 2003.
16. Johann W. Kolar, Uwe Drofenik, and Franz C. Zach, "VIENNA Rectifier II-A Novel Single-Stage High-Frequency Isolated Three-Phase PWM Rectifier System,"IEEE Transactions on industrial electronics, Vol.46, No.4, pp. 674-691, 1999.
17. Khair Allah, M, Mansouri, O., Charles, S., Cherifi, A., "New Topology of Three-phase Three voltage levels inverter using a novel precalculated switching method,"in proc. of 34th Annual Conference of IEEE 2008, pp.850-854, 2008.
18. V.G. Agelidis, D.M. Baker, W.B. Lawrance, and C. V. Nayar, "A Multilevel PWM Inverter Topology for Photovoltaic Applications," IEEE Catalogue Number: 97TH8280, ISIE'97-Guimarks, pp. 589-594, 1997.
19. Sung-Jun Park, Feel-Soon Kang, Man Hyung Lee, Cheul-U Kim, "A new single-phase five-level PWM inverter employing a deadbeat control scheme,"IEEE Trans. on Power Electronics, Vol.18, No.3, pp.831-843, 2003.
20. Boris Axelrod, Yefim Berkovich, and Adrian Ioinovici, "A Cascade Boost-Switched-Capacitor-Converter-Two Level Inverter with an Optimized Multilevel Output Waveform," IEEE Trans, on Circuits and Systems-I: Regular Papers, Vol.52, No.12, pp. 2763-2770, 2005.
21. J. Holtz, "Pulsewidth Modulation for Electronic Power Conversion," in Proc. of the IEEE, Vol.82, No.8, pp. 1194-1214, 1994.
22. B. Kaku, I. Miyashita, S. Sone, "Switching loss minimised space vector PWM method for IGBT three-level inverter," in Proc. of IEEE Electric Power Applications, Vol.144, No.3, pp. 182-190, 1997.
23. Osman Kukrer, "Deadbeat Control of a Three-Phase Inverter with an Output LC Filter," IEEE Trans, on Power Electronics, Vol.11, No.1, pp. 16-23 1996.
24. Mahrous, E.A., Rahim, N.A., Hew, W.P., "Three-Phase Three-Level Voltage Source Inverter With Low Switching Frequency Based On The Two-Level Inverter Topology," in Proc. of IET Electric Power Applications, Vol.1, No.4, pp. 637-641,2007.
25. Ekanayake, J.B., Jenkins, N., "A three-level Advanced Static Var Compensator," IEEE Trans. on Power Delivery, Vol.11, No.1, pp. 540-545, 1996.