How far can we go on the x64 processors?

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4047 LNCS, Issue , 2006, Pages 341-358

  Matsui, Mitsuru ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

Bitslice; Fast Software Encryption; x64 Processors

Indexed keywords

COMPUTER PROGRAMMING; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SOFTWARE; CRYPTOGRAPHY; PERSONAL COMPUTERS; TABLE LOOKUP;

BITSLICE; FAST SOFTWARE ENCRYPTION; HASH FUNCTIONS; X64 PROCESSORS;

PROGRAM PROCESSORS;

EID: 33746768772     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11799313_22     Document Type: Conference Paper

References (21)

1. K. Aoki, T. Ichikawa, M. Kanda, M. Matsui, S. Moriai, J. Nakajima, T. Tokita: "The 128-Bit Block Cipher Camellia", IEICE Trans. Fundamentals, Vol. E85-A, No.1, pp.11-24, 2002.
2. P. Barreto, V. Rijmen: "The Whirlpool Hashing Function", Proceedings of First Open NESSIE Workshop, Heverlee, Belgium, 2000.
3. P. Barreto: "The Whirlpool Hash Function", http://planeta.terra.com.br/informatica/paulobarreto/WhirlpoolPage.html
4. E. Biham: "A Fast New DES Implementation in Software", Proceedings of Fast Software Workshop FSE'97, Lecture Notes in Computer Science, Vol.1267, pp.260-272, Springer-Verlag, 1997.
5. Cryptography Research and Evaluation Committees: The CRYPTREC Homepage http://www.cryptrec.org/
6. Federal Information Processing Standards Publication 197, "Advanced Encryption Standard (AES)", NIST, 2001.
7. Federal Information Processing Standards Publication 180-2, "Secure Hash Standard", NIST, 2002.
8. A. Fog: "How To Optimize for Pentium Family Processors", Available at http://www.agner.org/assem/
9. T. Granlund: "Instruction latencies and throughput for AMD and Intel x86 Processors", Available at http://swox.com/doc/x86-timing.pdf
10. IA-32 Intel Architecture Optimization Reference Manual, Order Number 248966-011, http://developer.intel.ru/download/design/Pentium4/manuals/24896611.pdf
11. ISO/IEC 18033-3, "Information technology - Security techniques - Encryption algorithms - Part3: Block ciphers", 2005.
12. Victor Kartunov: "Prescott: The Last of the Mohicans? (Pentium 4: from Willamette to Prescott)" http://www.xbitlabs.com/articles/cpu/display/netburst-1.html
13. M. Matsui, S. Fukuda: "How to Maximize Software Performance of Symmetric Primitives on Pentium III and 4 Processors", Proceedings of Fast Software Workshop FSE2005, Lecture Notes in Computer Science, Vol.3357, pp.398-412, Springer-Verlag, 2005.
14. J. Nakajima, M. Matsui: "Performance Analysis and Parallel Implementation of Dedicated Hash Functions on Pentium III", IEICE Trans. Fundamentals, Vol.E86-A, No.1, pp.54-63, 2003.
15. J. Nakajima, M. Matsui: "Fast Software Implementations of MISTY1 on Alpha Processors", IEICE Trans. Fundamentals, Vol.E82-A, No.1, pp.107-116, 1999.
16. New European Schemes for Signatures, Integrity, and Encryption (NESSIE), https://www.cosic.esat.kuleuven.ac.be/nessie/
17. D. A. Osvik, A. Shamir, E. Tromer: "Full AES key extraction in 65 milliseconds using cache attacks" Crypto 2005 rump session.
18. A. Rudra, P. Dubey, C. Jutla, V. Kummar, J. Rao, P. Rohatgi: "Efficient Rijndael Encryption Implementation with Composite Field Arithmetic", Proceedings of CHES 2001, Lecture Notes in Computer Science, Vol.2162, pp.171-184, Springer-Verlag, 2001.
19. A. Satoh, S. Morioka, K. Takano, S. Munetoh: "A Compact Rijndael Hardware Architecture with S-Box Optimization", Proceedings of Asiacrypt 2001, Lecture Notes in Computer Science, Vol.2248, pp.239-254, Springer-Verlag, 2001.
20. Software Optimization Guide for AMD64 Processors, Publication 25112, http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/25112. PDF
21. Hans de Vries: "Understanding the detailed Architecture of AMD's 64 bit Core", http://chip-architect.com/news/ 2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html