A highly linear SAW-less CMOS receiver using a mixer with embedded Tx filtering for CDMA

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 8, 2009, Pages 2126-2137

  Kim, Namsoo ^a   Larson, Lawrence E ^a   Aparin, Vladimir ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b QUALCOMM INC   (United States)

Author keywords

Embedded filtering mixer; IIP2; Linearity; Low noise figure; Passive mixer; RF CMOS; SAW less receiver; Triple beat

Indexed keywords

EMBEDDED FILTERING MIXER; IIP2; LINEARITY; LOW NOISE FIGURE; PASSIVE MIXER; RF CMOS; TRIPLE BEAT;

ACOUSTIC SURFACE WAVE FILTERS; ELECTROSTATIC DEVICES; LINEARIZATION; LOW NOISE AMPLIFIERS; MIXING; NOISE FIGURE; TERBIUM ALLOYS;

MIXERS (MACHINERY);

EID: 68549125305     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2022921     Document Type: Article

References (20)

1. V. Aparin, N. Kim, G. Brown, Y. Wu, A. Cicalini, S. Kwok, and C. Per-sico, "A fully-integrated highly linear zero-IF CMOS cellular CDMA receiver," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2005, pp. 324-601.
2. H. Waite, P. Ta, J. Chen, H. Li, M. Gao, C. S. Chang, Y. S. Chang, W. Redman-White, O. Charlon, Y. Fan, R. Perkins, D. Brunel, E. Soudee, N. Lecacheur, and S. Clamagirand, "A CDMA 2000 zero-IF receiver with low-leakage integrated front-end," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1175-1179, Jul. 2004.
3. B. Razavi, "Design considerations for direct-conversion receivers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 6, pp. 428-435, Jun. 1997.
4. V. Aparin and L. E. Larson, "Analysis and reduction of cross-modulation distortion in CDMA receivers," IEEE Trans. Microwave Theory Tech., vol. 51, no. 5, pp. 1591-1602, May 2003.
5. J.-H. C. Zhan, B. R. Carlton, and S. S. Taylor, "A broadband low-cost direct-conversion receiver front-end in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1132-1137, May 2008.
6. V. Aparin, G. J. Ballantyne, C. J. Persico, and A. Cicalini, "An integrated LMS adaptive filter of TX leakage for CDMA receiver front ends," IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1171-1182, May 2006.
7. H. Khatri, P. S. Gudem, and L. E. Larson, "Integrated RF interference suppression filter design using bond-wire inductors," IEEE Trans. Microwave Theory Tech., vol. 56, no. 5, pp. 1024-1034, May 2008.
8. CDMA 2000 Standard, TIA/EIA IS-2000 Series Rev. A.
9. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice Hall, 1998.
10. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, UK: Cambridge Univ. Press, 1998.
11. V. Aparin and L. E. Larson, "Modified derivative superposition method for linearizing FET low-noise amplifiers," IEEE Trans. Microwave Theory Tech., vol. 53, no. 2, pp. 571-581, Feb. 2005.
12. N. Kim, V. Aparin, K. Barnett, and C. J. Persico, "A cellular-band CDMA 0.25 μm CMOS LNA linearized using active post-distortion," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1530-1534, Jul. 2006.
13. R. Bagheri, A. Mirzaei, S. Chehrazi, M. E. Heidari, M. Lee, M. Mikhemar, W. Tang, and A. A. Abidi, "An 800-MHz-6-GHz software-defined wireless receiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2860-2876, Dec. 2006.
14. J. Crols and M. S. J. Steyaert, "A 1.5 GHz highly linear CMOS down-conversion mixer," IEEE J. Solid-State Circuits, vol. 30, no. 7, pp. 736-742, Jul. 1995.
15. A. van der Ziel, Noise in Solid State Devices and Circuits. New York: Wiley, 1986.
16. W. Redman-White and D. M. W. Leenaerts, "1/f noise in passive CMOS mixers for low and zero IF integrated receivers," in Proc. ESSCIRC, Sep. 2001, pp. 18-20.
17. N. Kim, V. Aparin, and L. E. Larson, "A resistively degenerated wideband passive mixer with low noise figure and +60 dBm IIP2 in 0.18 μm CMOS," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, Jun. 2008, pp. 185-188.
18. 2," IEEE Trans. Microwave Theory Tech., submitted for publication.
19. M. Ortmanns, F. Gerfers, and Y. Manoli, "A continuous-time ΣΔ1 modulator with reduced sensitivity to clock jitter through SCR feedback," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 5, pp. 875-884, May 2005.
20. R.J.Baker, CMOS Mixed-Signal Circuit Design. New York: Wiley-Interscience, 2002.