Stream compilation for real-time embedded multicore systems

Proceedings of the 2009 CGO - 7th International Symposium on Code Generation and Optimization

Volumn , Issue , 2009, Pages 210-220

  Choi, Yoonseo ^a   Lin, Yuan ^a   Chong, Nathan ^b   Mahlke, Scott ^a   Mudge, Trevor ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b ARM LTD   (United Kingdom)

Author keywords

Multicore; Streaming applications

Indexed keywords

DESIGN AND DEVELOPMENT; FLOW OF DATA; HARDWARE DEVELOPMENT; MAPPING APPLICATIONS; MEMORY SIZE; MULTI-CORE SYSTEMS; MULTI-THREADED PROGRAMS; MULTICORE; NETWORKING DOMAIN; SCHEDULING TECHNIQUES; SOFTWARE DEVELOPMENT; SOFTWARE-DEFINED RADIOS; STREAM COMPILERS; STREAM PROGRAMMING; STREAMING APPLICATIONS; TIMING CONSTRAINTS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CELL MEMBRANES; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; MULTIMEDIA SIGNAL PROCESSING; NETWORK COMPONENTS; RADIO; REAL TIME SYSTEMS; SIGNAL PROCESSING; TIME MEASUREMENT; TIMING CIRCUITS;

PROGRAM COMPILERS;

EID: 67650563520     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2009.27     Document Type: Conference Paper

References (29)

1. W. Thies, M. Karczmarek, and S. P. Amarasinghe, "StreamIt: A language for streaming applications," in Proceedings of the 2002 International Conference on Compiler Construction, Apr. 2002, pp. 179-196.
2. I. Buck et al., "Brook for GPUs: Stream computing on graphics hardware," ACM Transactions on Graphics, vol.23, no.3, pp. 777-786, Aug. 2004.
3. J. Nickolls and I. Buck, "NVIDIA CUDA software and GPU parallel computing architecture," in 2007 Microprocessor Forum, May 2007.
4. D. Zhang, Z. Li, H. Song, and L. Liu, "A programming model for an embedded media processing architecture," in Proceedings of the 5th International Symposium on Systems, Architectures, Modeling, and Simulation, ser. Lecture Notes in Computer Science, vol.3553, Jul. 2005, pp. 251-261.
5. W. Mark, R. Glanville, K. Akeley, and J. Kilgard, "Cg: A system for programming graphics hardware in a C-like language," in Proceedings of the 30th International Conference on Computer Graphics and Interactive Techniques, Jul. 2003, pp. 893-907.
6. M. Chen, X. Li, R. Lian, J. Lin, L. Liu, T. Liu, and R. Ju, "Shangri-la: Achieving high performance from compiled network applications while enabling ease of programming," in Proceedings of the ACM SIGPLAN Conference on Programming Design and Implementation, Jun. 2005, pp. 224-236. (Pubitemid 43182902)
7. C. Consel et al., "Spidle: A DSL approach to specifying streaming applications," in Proceedings of the 2nd Intl. Conference on Generative Programming and Component Engineering, 2003, pp. 1-17.
8. E. Lee and D. Messerschmidt, "Synchronous Data Flow," in Proceedings of the IEEE, Sep. 1987, pp. 1235-1245.
9. M. Gordon, W. Thies, and S. Amarasinghe, "Exploiting Coarse-Grained Task, Data, and Pipeline Parallelism in Stream Programs," in Proceedings of the Architectural Support for Programming Languages and Operating Systems, Oct. 2006, pp. 151-162. (Pubitemid 47168397)
10. M. Kudlur and S. Mahlke, "Orchestrating the Execution of Stream Programs on Multicore Platforms," in 2008 Conference on Programming Language Design and Implementation (PLDI), 2008, pp. 114-124.
11. P. H. Hofstee, "All About the Cell Processor," in Proceedings of IEEE Symposium on Low-Power and High-Speed Chips(COOL Chips VIII), April 2005.
12. M. Woh et al., "From SODA to Scotch: The Evolution of a Wireless Baseband Processor," in Proceedings of the International Symposium on Microarchitecture (MICRO), Nov. 2008, pp. 152-163.
13. M. Hall et al., "Maximizing Multiprocessor Performance with the SUIF Compiler," IEEE Computer, pp. 84-89, Dec. 1996.
14. M. Gordon et al., "A Stream Compiler for Communication- Exposed Architecture," in Proceedings of Architectural Support for Programming Languages and Operating Systems, 2002, pp. 291-301.
15. M. Karczmarek, W. Thies, and S. Amarasinghe, "Phased Scheduling of Stream Programs," in Proceedings of the Conference on Languages, Compilers, and Tools for Embedded Systems, Jun. 2003, pp. 103-112.
16. J. L. Pino, S. Bhattacharyya, and E. Lee, "A Hierarchical Multiprocessor Scheduling System for DSP Applications," in Proceedings of 29th Annual Asilomar Conference on Signals, Systems, and Computers, 1995, p. 122.
17. S. Ha et al., "PeaCE: A Hardware-Software Codesign Environment for Multimedia Embedded Systems," ACM Transactions on Design Automation of Electronic Systems, vol.12 no.3, Aug. 2007.
18. W. Plishker, N. Sane, M. Kiemb, and S. S. Bhattacharyya, "Heterogeneous design in functional DIF," in Proceedings of the International Workshop on Systems, Architectures, Modeling, and Simulation, Jul. 2008, pp. 157-166.
19. A. E. Eichenberger et al., "Using Advanced Compiler Technology to Exploit the Performance of the Cell Broadband Engine Architecture," IBM System Journal, vol.45, no.1, pp. 59-84, 2006.
20. R. Sakai et al., "Programming and Performance Evaluation of the Cell Processor," in Hotchip 17, Aug. 2005.
21. S. Liao, Z. Du, G. Wu, and G. Lueh, "Data and Computation Transformations for Brook Streaming Applications on Multiprocessors," in Proceedings of the International Symposium on Code Generation and Optimization (CGO), 2006, pp. 196- 207.
22. M. Hampton and K. Asanovic, "Compiling for Vector-Thread Architectures," in Proceedings of the International Symposium on Code Generation and Optimization (CGO), 2008, pp. 205-215.
23. A. Smith et al., "Compiling for EDGE Architectures," in Proceedings of the International Symposium on Code Generation and Optimization (CGO), 2006, pp. 185-195.
24. B. R. Rau, "Iterative Modulo Scheduling: An Algorithm for Software Pipelined Loops," in Proceedings of 27th Annual International Symposium on Microarchitecture, Nov. 1994, pp. 63-74.
25. A. Eichenberger and E. Davidson, "Efficient Formulation For Optimal Modulo Schedulers," in Proceedings of Programming Language Design and Implementation, June 1997, pp. 194-205.
26. E. Altman and G. Gao, "Optimal Modulo Scheduling Through Enumeration," International Journal of Parallel Programming, pp. 313-344, 1998. (Pubitemid 128514335)
27. H. Rong et al., "Single-Dimension Software Pipelining for Multi-Dimensional Loops," in Proceedings of the International Symposium on Code Generation and Optimization, Mar. 2004.
28. W. Du, R. Ferreira, and G. Agrawal, "Compiler Support for Exploiting Coarse-Grained Pipelined Parallelism," in Proceedings of ACM/IEEE Supercomputing Conference (SC), Nov. 2003.
29. A. Das, W. Dally, and P. Mattson, "Compiling for Stream Processing," in Proceedings of Parallel Architectures and Compilation Techniques (PACT), Sep. 2006.