Ant colony optimization for power efficient routing in manhattan and non-manhattan VLSI architectures

2009 IEEE Swarm Intelligence Symposium, SIS 2009 - Proceedings

Volumn , Issue , 2009, Pages 137-144

  Arora, Tamanna ^a   Moses, Melanie E ^a  

^a UNIVERSITY OF NEW MEXICO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACO ALGORITHMS; ANT COLONY OPTIMIZATION ALGORITHMS; ANT-COLONY OPTIMIZATION; COMPLEX DESIGNS; DISTRIBUTED LEARNING; MANHATTANS; MULTIAGENT FRAMEWORK; NON-MANHATTAN; NON-MANHATTAN ROUTING; NP-HARD PROBLEM; OPTIMAL ROUTES; POWER CONSUMPTION; POWER-EFFICIENT ROUTING; PRIMARY DESIGN; RUNNING TIME; SEARCH PROCESS; SINGLE CHIPS; STATE OF THE ART; VLSI ARCHITECTURES; VLSI CHIP; VLSI TECHNOLOGY; WIRE LENGTH;

CAPACITANCE; CELLULAR AUTOMATA; COMBINATORIAL OPTIMIZATION; COMPUTATIONAL COMPLEXITY; ELECTRIC POWER UTILIZATION; MOBILE TELECOMMUNICATION SYSTEMS; ROUTERS; SURVEYING INSTRUMENTS; SWITCHING CIRCUITS; WIRE; WIRELESS TELECOMMUNICATION SYSTEMS;

ROUTING ALGORITHMS;

EID: 67650470588     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIS.2009.4937856     Document Type: Conference Paper

References (39)

1. C. Webb (2008) 45nm Design for Manufacturing. Intel Technology e-Journal, vol. 12, pp. 121-130.
2. R. C Dorf (2006) The Electrical Engineering Handbook, pp. (4-16)-(4-17).
3. N. A. Sherwani, S. Bhingarde (1995) A. Panyam. Routing in the Third Dimension, pp. 31-34, pp. 24-27.
4. N. Sherwani (1998) Algorithms for VLSI Physical Design Automation, 3rd Edition, pp. 205-236.
5. T. Arora and M. E. Moses (2008) Using Ant Colony Optimization for Routing in VLSI chips, Proceedings of the workshop on Bio Inspired Computational Methods Used in Difficult Problem Solving, pp 37-49, Tg.Mures, Romania.
6. R. Joobbani (1985) An Artificial Intelligence Approach to VLSI Routing. PhD thesis, Carnegie-Mellon University.
7. R. Joobbani, D.P. Siewiorek (1985) WEAVER: a knowledge-based routing expert. Proceedings of the 22nd ACM/IEEE conference on Design automation, Nevada, Las Vegas, pp. 266-272.
8. C. Sechen (1988) VLSI Placement and Global Routing using Simulated Annealing, pp. 35-49, 247-251.
9. J. Lienig (1997) A parallel genetic algorithm for performance-driven VLSI routing. IEEE Transactions on Evolutionary Computation, vol. 1, pp. 29-39. (Pubitemid 127771016)
10. Y. Shi, P. Mesa, H. Yu and L. He (2006) Circuit Simulation Based Obstacle-Aware Steiner Routing. Proceedings of the 43rd annual conference on Design automation,San Francisco, CA, pp.385-388.
11. Y. Hu, T. Jing, X. Hong, Z. Feng, X. Hu, G. Yan (2004) An Efficient Rectilinear Steiner Minimum Tree Algorithm Based on Ant Colony Optimization. Proceedings of IEEE International Conference on Communications, Circuits and Systems, vol.2, pp. 1276-1280. (Pubitemid 40061022)
12. L. Luyet, S. Varone, N. Zufferey (2007) An Ant Algorithm for the Steiner Tree Problem in graphs. Applications of Evolutionary Computing. Evo Workshops, Valencia, Spain, pp. 42-51. (Pubitemid 47290058)
13. Minsik Cho and David Z. Pan, (2006) BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP, Design Automation Conference, pp 24-28.
14. J. A. Roy and I. L. Markov (2007) "High-performance Routing at the Nanometer Scale'', Proc. Int'l Conf. on Computer-Aided Design (ICCAD), pp. 496-502, San Jose, CA. (Pubitemid 351715242)
15. M. D. Moffitt (2008) "MaizeRouter: Engineering an Effective Global Router" Proceedings of the 13th Asia and South Pacific Design Automation Conference, pp 226-231, Seoul, Korea.
16. MaizeRouter.http://www.eecs.umich.edu/~mmoffitt/MaizeRouter.
17. R. Kastner, E. Bozogzadeh, and M. Sarrafzadeh (2000) Predictable routing. Proceedings IEEE/ACM International Conference on Computer-Aided Design, pp. 110-113. (Pubitemid 32188472)
18. M. Pan and C. Chu (2006) FastRoute: A Step to Integrate Global Routing into Placement. In Computer-Aided Design, IEEE/ACM International Conference on ICCAD, pp464-471.
19. M. Pan, C. Chu (2007) FastRoute 2.0: A High-quality and Efficient Global Router. Proceedings of the 2007 conference on Asia South Pacific design automation, pp. 250-255.
20. J. Gao , Pei-Ci Wu , T. Wang (2008) A new global router for modern designs, Proceedings of the conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea .
21. Steven L. Teig (2002) The X architecture: not your father's diagonal wiring. International Workshop on System-Level Interconnect Prediction, pp 33-37.
22. Y. Hu, T. Jing, X. Hong, X. Hu and G. Yan (2005) A Routing Paradigm with Novel Resources Estimation and Routability Models for X-Architecture Based Physical Design. SAMOS V, Samos, Greece.
23. C.J. Alpert (1998) The Ispd98 Circuit Benchmark Suite. Proceedings of the 1998 ACM International Symposium on Physical Design, pp. 80-85.
24. M. Shah, G. Blelloch. Algorithms in Real World. Lecture 18, VLSI Physical Design 2, Carnegie Mellon University.
25. C. Ababei, Y. Feng, B. Goplen, H. Mogal, T. Zhang, K. Bazargan, and S. Sapatnekar (2005) Placement and Routing in 3D Integrated Circuits. IEEE Design & Test, Vol. 22, Issue 6, pp. 520-531.
26. A. V. Mezhiba and E. G. Friedman (2002) Scaling trends of on-chip power distribution noise," in Proc. ACM Int. Workshop System-Level Interconnect Prediction, April, 2002 , pp. 47-53.
27. D. Harris and M. Bushnell (2004) Concepts in VLSI Design. Lecture 10 Wires, Harvey Mudd College and Rutgers University, http://www.caip.rutgers.edu/\ ~bushnell/vlsidesign/digvlsideslec10.ppt
28. B.J. LaMeres (1998) Characterization of a Printed Circuit Board Via. B.S.E.E., Montana State University Technical Report EAS-ECE-2000-09.
29. H.W. Johnson, M. Graham (2003) High Speed Signal Propagation, pp. 345-350.
30. E. Bonabeau, M. Dorigo, and G. Theraluaz (1999) From Natural to Artificial Swarm Intelligence, pp. 25-98.
31. M. Dorigo, D. G. Caro, M. L. Gambardella (1999) Ant Algorithms for distributed discrete Optimization. Artificial Life, vol. 5, pp. 137-172.
32. M. Dorigo, D. G. Caro,(1999) The ant colony optimization metaheuristic", New ideas in optimization, pp. 11-30.
33. T. Stutzle, M. Dorigo (1999) ACO Algorithms for the traveling salesman Problem. K. Miettinen, P. Neittaanmaki, Evolutionary Algorithms in Engineering and Computer Science, pp. 160-184.
34. T. Stutzle, M. Dorigo (2004) Ant Colony Optimization. MIT Press
35. H. H Chen. Trigger (1986) A Three Layer Gridless Channel Router. Proceedings of IEEE International Conference on Computer Aided Design, pp. 196-199.
36. H. H Chen, E. Kuh (1986) Glitter: A Gridless Variable-Width Channel Router. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pp. 459-465. (Pubitemid 17484256)
37. Koh, P.H. Madden (2000) Manhattan or NonManhattan A Study of Alternative VLSI Routing Architectures. Proceedings of the 10th Great Lakes symposium on VLSI,Chicago, Illinois,pp. 47-52. (Pubitemid 30884380)
38. C. Li, M. Xie, C. Koh, P.H. Madden (2003) Routability-Driven Placement and White Space Allocation, Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 410-419.
39. T. Stohr, M. Alt, A. Hetzel, J. Koehl (1998) Analysis, Reduction and Avoidance of Crosstalk on VLSI Chips. Proceedings of the 1998 international symposium on Physical design, pp. 211-218.