Refining power consumption estimations in the component based AADL design flow

Proceedings - 2008 Forum on Specification, Verification and Design Languages, FDL'08

Volumn , Issue , 2008, Pages 173-178

  Senn, Eric ^a   Laurent, Johann ^a   Juin, Emmanuel ^a   Diguet, Jean Philippe ^a  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPONENT ASSEMBLY; COMPONENT BASED; DESIGN FLOWS; MAXIMAL ERROR; MULTI-LEVEL; POWER CONSUMPTION; POWER CONSUMPTION ESTIMATION; POWER ESTIMATIONS; POWER MODEL; POWERPC; REFINING POWER CONSUMPTION; SOFTWARE COMPONENT; SPECIFICATION REFINEMENTS;

ELECTRIC POWER UTILIZATION; ESTIMATION; REFINING; SPECIFICATIONS;

DESIGN;

EID: 67650468948     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FDL.2008.4641441     Document Type: Conference Paper

References (14)

1. P. Feiler, B. Lewis, and S. Vestal, "The sae architecture analysis & design language (AADL) A standard for engineering performance critical systems," in IEEE International Symposium on Computer-Aided Control Systems Design, Munich, october 2006, pp. 1206-1211.
2. T. Vergnaud, "Modélisation des systèmes temps-réel embarqués pour la génération automatique d applications formellement vérifiées," Ph.D. dissertation, Ecole Nationale Supérieure des Télécommunications de Paris, France, 2006.
3. A. Rugina, K. Kanoun, and M. Kaniche, "Aadl-based dependability modelling," LAAS, Tech. Rep., 2006, number = 06209.
4. J. Hugues, B. Zalila, and L. Pautet, "Rapid prototyping of distributed real-time embedded systems using the aadl and ocarina," in Proceedings of the 18th IEEE International Workshop on Rapid System Prototyping (RSP'07). IEEE Computer Society Press, may 2007, pp. 106-112, porto Alegre, Brazil.
5. The SPICES ITEA Project Website. [Online]. Available: http://www.spices-itea.org/
6. "SAE - Society of Automative Engineers, SAES AS5506," v1.0, Embedded Computing Systems Committee, SAE, November 2004.
7. W. Huangy, M. R. Stany, K. Skadronz, K. Sankaranarayananz, S. Ghoshyz, and S. Velusamyz, "Compact thermal modeling for temperature aware design," in Proceedings of DAC 2004 June 711, 2004, San Diego, California, USA., San Diego, California, USA, june 2004.
8. J. Long, J. C. Ku, S. O. Memik, and Y. Ismail, "A self-adjusting clock tree architecture to cope with temperature variations," in Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design. San Jose, California: IEEE Press, november 2007, pp. 75-82.
9. H. Balp, E. Borde, G. Hak, and J.-F. Tilman, "Automatic composition of AADL models for the verification of critical component-based embedded systems," in Proc. of the Thirteenth IEEE Int. Conf. on Engineering of Complex Computer Systems (ICECCS), march 2008, Belfast, Ireland.
10. The SAE AADL Standard Info Site. [Online]. Available: http://www.aadl.info/
11. F. Singhoff, J. Legrand, L. Nana, and L. Marc, "Scheduling and memory requirements analysis with aadl," in Proceedings of the 2005 annual ACM SIGAda international conference on Ada, 2005, atlanta, GA, USA.
12. E. Senn, J. Laurent, N. Julien, and E. Martin, "SoftExplorer: Estimating and optimizing the power and energy consumption of a C program for DSP applications," the EURASIP Journal on Applied Signal Processing, Special Issue on DSP-Enabled Radio, vol. 2005, no. 16, September 2005.
13. J. Laurent, N. Julien, E. Senn, and E. Martin, "Functional Level Power Analysis: An efficient approach for modeling the power consumption of complex processors," in Proc. Design Automation and Test in Europe DATE, Paris, France, march 2004.
14. N. Julien, J. Laurent, E. Senn, and E. Martin, "Power consumption modeling of the TI C6201 and characterization of its architectural complexity," IEEE Micro, Special Issue on Power- and Complexity-Aware Design, Sept./Oct. 2003.