System-level design methods for low-energy architectures containing variable voltage processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2008, Issue , 2001, Pages 1-12

  Gruian, Flavius ^a  

^a LUND UNIVERSITY   (Sweden)

Author keywords

Low energy; System level design; Variable voltage processors

Indexed keywords

ECONOMIC AND SOCIAL EFFECTS; ENERGY UTILIZATION; INTEGRATED CIRCUIT DESIGN; POWER MANAGEMENT; SCHEDULING; SIMULATED ANNEALING;

ASSIGNMENT TECHNIQUE; LOW ENERGY; LOW ENERGY ARCHITECTURES; LOW ENERGY CONSUMPTION; LOW-ENERGY DESIGN; PROCESSOR ASSIGNMENTS; SYSTEM LEVEL DESIGN; VARIABLE-VOLTAGE PROCESSOR;

COMPUTER ARCHITECTURE;

EID: 67650331512     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44572-2_1     Document Type: Conference Paper

References (14)

1. A. P. Chandrakasan and R. W. Brodersen, “Minimizing power consumption in CMOS circuits,” Proc. of the IEEE, Vol. 83, No. 4 (1995), 498-523
2. M. B. Srivastava, A. P. Chandrakasan, and R. W. Brodersen, ”Predictive system shutdown and other architectural techniques for energy efficient programmable pomputation,” IEEE Trans. on VLSI Systems, Vol.4 No.1 (1996), 42-51
3. C. Hwang and A. C. Wu, ”A predictive system shutdown method for energy saving of event-driven computation,” Digest of Technical Papers of the IEEE/ACM International Conference on Computer-Aided Design 1997, 28-32
4. F. Yao, A. Demers, and S. Shenker, ”A scheduling model for reduced CPU energy,” Proc. of the 36th Symposium on Foundations of Computer Science (1995), 374-382
5. I. Hong, Gang Qu, M. Potkonjak, and M.B. Srivastava, ”Synthesis techniques for low-power hard real-time systems on variable voltage processors,” Proc. of the 19th IEEE Real-Time Systems Symposium (1998), 178-187
6. I. Hong, D. Kirovski, Gang Qu, M. Potkonjak, and M. B. Srivastava, ”Power optimization of variable voltage core-based systems,” Proc. of the 35th Design Automation Conference (1998), 176-181
7. T. Ishihara, H. Yasuura, ”Voltage scheduling problem for dynamically variable voltage processors,” Proc. of the 1998 International Symposium on Low Power Electronics Design (1998), 197-202
8. B. P. Dave, G. Lakshminarayana, and N. K. Jha, ”COSYN: hardware-software co-synthesis of embedded systems”, Proc. of the 34th Design Automation Conference (1997), 703-708
9. F. Gruian and K. Kuchcinski, ”Low-energy directed architecture selection and task scheduling for system-level design,” Proc. of the 25th Euromicro Conference (1999), 296-302
10. F. Gruian and K. Kuchcinski, ”LEneS: Task Scheduling for Low-Energy Systems Using Variable Voltage Processors,” in press, Proc. of the 6th ASP-DAC (2001)
11. J.-M. Chang and M. Pedram, ”Energy minimization using multiple supply voltages,” IEEE Trans. on VLSI Systems, Vol. 5, No. 4 (1997)
12. K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, and T. Kuroda, ”A 300MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS,” Proc. of the IEEE Custom Integrated Circuits Conference '97 (1997), 587-590
13. ”SH-1:SH7032/SH7034 Product Brief, ” HITACHI Semiconductor Inc.
14. WITAS: The Wallenberg laboratory for research on information technology and autonomous systems, http://www.ida.liu.se/ext/witas/