System-on-chip design by proof-based refinement

International Journal on Software Tools for Technology Transfer

Volumn 11, Issue 3, 2009, Pages 217-238

  Cansell, Dominique ^a   Méry, Dominique ^a   Proch, Cyril ^a  

^a UNIVERSITÉ DE LORRAINE   (France)

Author keywords

Event B method; Formal modelling; Operational semantics; Proof; Refinement; Simulation; System on chip; SystemC

Indexed keywords

EVENT B METHOD; FORMAL MODELLING; OPERATIONAL SEMANTICS; PROOF; REFINEMENT; SIMULATION; SYSTEM-ON-CHIP; SYSTEMC;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER GRAPHICS; DIGITAL TELEVISION; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; SEMANTICS; TELEVISION BROADCASTING;

SIMULATORS;

EID: 67649842118     PISSN: 14332779     EISSN: 14332787     Source Type: Journal    
DOI: 10.1007/s10009-009-0104-7     Document Type: Conference Paper

References (40)

1. Abraham, D., Cansell, D., Ditsch, P., Méry, D., Proch, C.: The challenge of QoS for digital television services. EBU Technical Review, April 2005
2. Abraham, D., Cansell, D., Ditsch, P., Méry, D., Proch, C.: Synthesis of the QoS for digital TV services. In: IBC'05, The Netherlands (2005)
3. Abrial J.-R.: The B Book - Assigning Programs to Meanings. Cambridge University Press, London (1996) ISBN 0-521-49619-5
4. Abrial, J.-I., Cansell, D.: Click 'n' Prove: interactive proofs within set theory. In: David Basin et Burkhart Wolff (ed.) 16th International Conference on Theorem Proving in Higher Order Logics - TPHOLs'2003, Rome.Lecture notes in Computer Science, vol. 2758, pp. 1-24. Springer, Heidelberg (2003)
5. Abrial J.-R., Cansell D., Méry D.: A mechanically proved and incremental development of IEEE 1394 tree identify protocol. Formal Asp. Comput. 14(3), 215-227 (2003)
6. Back R.J.R.: On correct refinement of programs. J. Comput. Syst. Sci. 23(1), 49-68 (1979)
7. Balarin F., Chiodo M., Giusto P., Hsieh H., Jurecska A., Lavagno L., Passerone C., Sangiovanni-Vincentelli A., Sentovich E., Suzuki K., Tabbara B.: Hardware-Software Co-Design of Embedded Systems. Kluwer, Dordrecht (2000)
8. Berry G.: Esterel on hardware. Philos. Trans. R. Soc. Lond. 339, 87-104 (1992)
9. Berry G., Gonthier G.: The Esterel synchronous programming language: design, semantics, implementation. Sci. Comput. Program. 19(2), 87-152 (1992)
10. Bjørner, D., Henson, M.C. (eds.): Logics of Specification Languages. EATCS Textbook in Computer Science. Springer, Heidelberg (2007)
11. Cansell, D., Culat, J.-F., Méry, D., Proch, C.: Derivation of SystemC code from abstract system models. In: Forum on specification & Design Languages - FDL'04, Lille, France, September 2004
12. Cansell D., Méry D.: The event-B Modelling Method: Concepts and Case Studies, pp. 33-140. Springer, Berlin (2007)
13. Cansell, D., Méry, D., Proch, C.: Projet RNRT EQUAST SP2 spécification incrémentale du système. Rapport de recherche, LORIA, October 2004
14. Cansell, D., Tanougast, C., Berviller, Y., Méry, D., Proch, C., Rabah, H., Weber, S.: Proof-based design of a microelectronic architecture for mpeg-2 bit-rate measurement. In: Forum on specification and Design Languages - FDL'03, Frankfurt, Germany, September 2003
15. Chandy K.M., Misra J.: Parallel Program Design A Foundation. Addison-Wesley, Reading (1988) ISBN 0-201-05866-9
16. Clarke E.M., Grumberg O., Peled D.A.: Model Checking. The MIT Press, (2000)
17. ClearSy. Web site B4free set of tools for development of B models. http://www.b4free.com/index.php (2004)
18. Cousot, P.: Verification by abstract interpretation. In: Dershowitz, N. (ed.) Proc. Int. Symp. on Verification - Theory & Practice - Honoring Zohar Manna's 64th Birthday, pp. 243-268. Taormina, Italy, June 29-July 4 2003
19. Dijkstra E.W.: A Discipline of Programming. Prentice-Hall, Englewood Cliffs (1976)
20. European Broadcasting Union. Digital video broadcasting (DVB)- measurement guidelines for DVB systems. Technical Report TR 101 290 v1.2.1., ETSI, 05 (2001)
21. Gawanmeh, A., Habibi, A., Tahar, S.: An executable operational semantics for SystemC using Abstract State Machines. Technical report, Concordia University, Department of Electrical and Computer Engineering, March 2005
22. Glässer U., Börger E., Müller W.: Formal definition of an abstract VHDL'93 simulator by EA-machines. In: DelgadoKloos, C., Breuer, P.T. (eds) Formal Semantics for VHDL, Kluwer, Dordrecht (1995)
23. Hardware Verification Group. Hands-on Manual to FormalCheck, Version 2.3. Concordia University, Montreal (2000)
24. Habibi A., Tahar S.: On the transformation of systemc to asml using abstract interpretation. Electron. Notes Theor. Comput. Sci. 131, 39-49 (2005)
25. Holmström, S., Sere, K.: Reconfigurable hardware - a case study in codesign. In: FPL: From FPGAs to Computing Paradigm. Lecture Notes in Computer Science, vol. 1482, pp. 451-455. Springer, Berlin (1998)
26. IEEE Std1076-1993. Standard VHDL Langage Reference Manual. IEEE (1993)
27. Moy, M.: Techniques and Tools for the verification of Systems-on-a-Chip at the Transaction Level. PhD thesis, Institut National Polytechnique de Grenoble, December 2005
28. Moy, M., Maraninchi, F., Maillet-Contoz, L.: LusSy: A toolbox for the analysis of systems-on-a-chip at the transactional level. In: International Conference on Application of Concurrency to System Design, Juin 2005
29. Moy, M., Maraninchi, F., Maillet-Contoz, L.: Pinapa: An extraction tool for SystemC descriptions of systems-on-a-chip. In: ACM International Conference on Embedded Software (EMSOFT'05), Jersey city, September 2005
30. Mueller, W., Dömer, R., Gerstlauer, A.: The formal execution semantics of SpecC. In: ISSS '02: Proceedings of the 15th international symposium on System Synthesis, pp. 150-155. ACM Press, New York (2002)
31. Open SystemC Initiative. SystemC 2.0.1 Language Reference Manual (2004)
32. Pasricha, S.: Transaction level modeling of SoC in SystemC 2.0. Technical report, STMicroelectronics Ltd (2002)
33. Plosila, J., Sere, K.: Action systems in pipelined processor design. In: Third International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), pp. 156-166. IEEE Computer Society, Eindhoven, The Netherlands, 7-10 April 1997
34. Ruf J.: RAVEN: Real-time analyzing and verification environment. J. Univ. Comput. Sci. 7(1), 89-104 (2001)
35. Ruf, J., Hoffmann, D., Gerlach, J., Kropf, T., Rosenstiehl, W., Mueller, W.: The simulation semantics of SystemC. In: DATE '01: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 64-70. IEEE Press, Piscataway (2001)
36. Ruf, J., Hoffmann, D., Kropf, T., Rosenstiel, W.: Simulation-guided property checking based on a multi-valued AR-automata. In: DATE '01: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 742-748. IEEE Press, Piscataway (2001)
37. Salem, A.: Formal semantics of synchronous SystemC. In DATE '03: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 376-381. IEEE Computer Society, Washington (2003)
38. SOCFV Project. System on chip formal verification home page. http:// www.ensta.fr/~hammami/resproj.SOCFV.html (2004)
39. Synopsys Inc. Describing synthesizable RTL in SystemC. Technical report, Synopsys, November 2002
40. Talpin, J.-P., Le Guernic, P., Shukla, S.K., Gupta, R.K., Doucet, F.: Polychrony for formal refinement-checking in a system-level design methodology. In: 3rd International Conference on Application of Concurrency to System Design (ACSD 2003), pp. 9-19. IEEE Computer Society, Guimaraes, 18-20 June 2003