Low-power real-time task scheduling exploiting temporal locality

5th International Conference on Information Technology and Applications, ICITA 2008

Volumn , Issue , 2008, Pages 671-676

  Jung, Myoung Jo ^a   Kim, Yong Hee ^a   Lee, Cheol Hoon ^a  

^a Chungnam National University   (South Korea)

Author keywords

Dynamic voltage scaling; Lower power; Real time scheduling; Temporal locality

Indexed keywords

APRIORI; DVS SCHEDULING; DYNAMIC VOLTAGE SCALING; ENERGY SAVING; EXECUTION TIME; HARD REAL-TIME; LOW POWER; LOWER-POWER; OPERATING FREQUENCY; OPERATIONAL MODES; REAL-TIME SCHEDULING; REAL-TIME TASKS; SCALING DOWN; SIMULATION RESULT; SUPPLY VOLTAGES; TEMPORAL LOCALITY;

REAL TIME SYSTEMS; VOLTAGE STABILIZING CIRCUITS;

SCHEDULING ALGORITHMS;

EID: 67649232783     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. C.-H. Lee and K. G. Shin, "On-line dynamic voltage scaling for hard real-time systems using the EDF algorithm," Proc. IEEE Real-Time System Symposium (RTSS'04), Dec. 2004, pp. 319-327
2. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low-power embedded operating systems," Proc. 18th ACM Symposium on Operating System Principles (SOSP'01), Oct. 2001, pp. 89-102.
3. H. Aydin, et. al., "Dynamic and aggressive scheduling techniques for power-aware real-time system," Proc. IEEE Real-Time Systems Symposium (RTSS'01), Dec. 2001, pp. 95-105
4. H. Aydin, et. al., "Power-aware scheduling for periodic real-time tasks," IEEE Trans. on Computers, 53(5), May. 2004, pp. 584-600.
5. T. D. Burd and R. W. Brodersen, "Energy efficient CMOS microprocessor design," Proc. 28th Annual Hawaii Int'l Conf. on System Sciences. Volume 1: Architecture (Los Alamitos, CA, USA, Jan. 1995), T. N. Mudge and B. D. Shriver, Eds., IEEE Computer Society Press, pp. 288-297.
6. F. Gruian, "Hard real-time scheduling for low energy using stochastic data and DVS processors," Proc. Int'l Symp. on Low-Power Electronics and Design (ISLPED'01), Aug. 2001, pp. 46-51
7. W. Kim, J. Kim, and S. L. Min, "A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysis," Proc. Design Automation and Test in Europe (DATE'02), 2002, pp. 788-794.
8. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming for a hard real-time environments," J. ACM, 20(1), Jan. 1973, pp. 46-61.
9. R. Ernst and W. Ye, "Embedded Program Timing Analysis Based on Path Clustering and Architecture Classification," Proc. Int'l Conf. Computer-Aided Design (ICCAD'97), 1997, pp. 598-904.
10. RTSIM: Real-time system simulator, http://rtsim.sssup.it.
11. O. S. Unsal and I. Koren, "System-level power-aware design techniques in real-time systems," Proceedings of the IEEE, Vol. 91, No. 7, July. 2003, pp. 1-15.
12. Y. Zhu and F. Mueller, "Feedback edf scheduling of real-time tasks exploiting dynamic voltage scaling", Real-Time Syst. J., vol. 3, no. 1, Dec. 2005, pp. 33-63.
13. E. Bini, G. C. Buttazzo, and G. Lipari, "Speed modulation in energy aware real-time systems", in Proc. 17th IEEE Euromicro Conf. Real-Time Systems, Palma de Mallorca, Balearic Islands, Spain, Jul. 2005, pp. 3-10
14. Z. Lu, Y. Zhang, M. Stan, J. Lach, and K. Skadron, "Procrastinating voltage scheduling with discrete frequency sets", in Proc. Design, Automation Test in Europe (DATE'06), Vol. 1, Munich, Germany, Mar. 2006, pp. 6-11
15. M. Marinoni and G. C. Buttazzo, "Elastic DVS Management in Processors With Discrete Voltage/Frequency Modes", IEEE Trans. on Industrial Informatics, 3(1), 2007, pp. 51-62.
16. Xiliang Zhong and Cheng-Zhong Xu, "Energy-Aware Modeling and Scheduling for Dynamic Voltage Scaling with Statistical Real-Time Guarantee", IEEE Trans. on Computers, 56(3), 2007, pp. 358-372.
17. Intel Corporation, http://www.developer.intel.com/design/intelxcale.
18. TRANSMETA Corporation, http://www.transmeta.com.