A ns-2 simulator utilizing chaotic maps for network-on-chip traffic analysis

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 3375-3378

  Hegedûs, Ákos ^a   Maggio, Gian Mario ^a   Kocarev, Ljupco ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHAOTIC MAP; LONG-RANGE DEPENDENT TRAFFIC; NETWORK ON CHIP; NETWORK SIMULATORS; NETWORK-ON-CHIP TRAFFIC; NS-2 SIMULATORS; SIMULATION ENVIRONMENT; SIMULATION RESULT; SYSTEM ON CHIPS; TRAFFIC ANALYSIS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; LYAPUNOV METHODS; MICROPROCESSOR CHIPS;

CHAOTIC SYSTEMS;

EID: 67649114581     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465352     Document Type: Conference Paper

References (7)

1. L. Benini and G. De Micheli, "Networks on chip: A new SoC paradigm", IEEE Computer Magazine, vol.35, no.1, pp.70-78, Jan. 2002.
2. A. Jantsch and H. Tenhunen, Networks on Chip, Kluwer Academic Pub, Feb. 2003.
3. G. Varatkar, R. Marculescu, "Traffic analysis for on-chip networks design of multimedia applications," Proc. of DAC, New Orleans, Louisiana, June 2002.
4. K. Fall and K. Varadhan, "The ns Manual", pp.'1-380, Dec.'2003.
5. F. Karim, A. Nguyen and S. Dey, "An interconnect architecture for networking System-on-Chips", IEEE Micro, vol. 22, no. 5, pp. 36-45, Sept.-Oct. 2002.
6. Y.-R. Sun, Simulation and Performance Evaluation for Networks on Chip, Master's thesis, Royal Institute of Technology, Stockholm, Sweden, Dec. 2001.
7. D.R. Cox, "Long-range dependence: a review", in Statistics: An Appraisal, Iowa State Univ. Press, 1984.