Hardware accelerator design for video segmentation with multi-modal background modelling

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 1142-1145

  Jiang, Hongtu ^a   Ardo, Håkan ^a   Owall, Viktor ^a  

^a LUND UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER HARDWARE; DIGITAL SIGNAL PROCESSORS; FIXED PLATFORMS; HARDWARE; IMAGE SEGMENTATION;

BACKGROUND MODELLING; CONTROLLER SYNTHESIS; GAUSSIAN PARAMETERS; HARDWARE ACCELERATORS; PARAMETER SETTING; REAL TIME REQUIREMENT; STATISTICAL BACKGROUND MODEL; VIDEO SEGMENTATION;

CONTROL SYSTEM SYNTHESIS;

EID: 67649105973     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464795     Document Type: Conference Paper

References (13)

1. C. Stauffer, W. Grimson, "Adaptive background mixture models for realtime tracking", Proc. IEEE conf. Computer Vision and Pattern Recognition, 1999.
2. www.mpeg4.net, 2004.
3. S. Chien, S. Ma, L.Chen, "Efficient Moving Object Segmentation Algorithm Using Background Registration Technique", IEEE tran. on circuits and systems for video technology, July, 2002.
4. Y. Tsaig, A. Averbuch, "Automatic Segmentation of Moving objects in video sequences: A region labeling approach", IEEE tran. circuits and systems for video technology, July, 2002.
5. N. Li, et al, "Real-time video object segmentation using HSV space", Proc. International conf. Image Processing, 2002.
6. D. Gao, Z. Zhou, "Adaptive background estimation for real-time traffic monitoring", Proc. IEEE conf. Intelligent Transportation Systems, 2001.
7. K.E. Batcher, "Sorting Networks and their Applications". Proc. AFIPS Spring Joint Comput. Conf., 1968.
8. M. Ajtai, J. Komlos, S. Szemeredi, "An O(N log N) Sorting Network". Proceedings of the 25th ACM Symposium on Theory of Computing, 1983.
9. H. Jiang, V. ö wall, "FPGA Implementation of Controller-Datapath Pair in Custom Image Processor Design", Proc. ISCAS, 2004
10. G.V.Russo, M.Russo, "A novel class of sorting networks", IEEE tran. circuits and systems I: Fundamental Theory and Applications, July, 1996.
11. H. Hedberg, F. Kristensen, P. Nilsson, V. ö wall, "A Low Complexity Architecture For Binary Image Erosion And Dilatation Using Structuring Element Decomposition", Proc. ISCAS, 2005
12. N. Friedman, S. Russell, "Image segmentation in video sequence", Proc. 13th conf. Uncertainty in A.I., 1997.
13. S. Chien et al, "Single Chip Video Segmentation System with Programmable PE array", Proc. IEEE Asia-Pacific Conference on Asic, 2002.