메뉴 건너뛰기




Volumn , Issue , 2005, Pages 3431-3434

A low complexity architecture for binary image erosion and dilation using structuring element decomposition

Author keywords

[No Author keywords available]

Indexed keywords

CONSECUTIVE ONES; HARDWARE ARCHITECTURE; INPUT IMAGE; INTERNAL MEMORY; LARGE SPAN; LOW-COMPLEXITY; LOW-COMPLEXITY ARCHITECTURE; LOW-POWER CONSUMPTION; MEMORY ACCESS; MEMORY REQUIREMENTS; REAL-TIME SURVEILLANCE; STRUCTURING ELEMENT DECOMPOSITION;

EID: 54749087852     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465366     Document Type: Conference Paper
Times cited : (26)

References (10)
  • 4
    • 0003626435 scopus 로고    scopus 로고
    • 2nd ed. Upper Saddle River, NJ, USA: Prentice Hall, inc
    • R. Gonzalez and R. Woods, Digital Image Processing, 2nd ed. Upper Saddle River, NJ, USA: Prentice Hall, inc, 2002.
    • (2002) Digital Image Processing
    • Gonzalez, R.1    Woods, R.2
  • 5
    • 84997235066 scopus 로고
    • A data-driven algorithm and systolic architecture for image morphology
    • Austin, Texas, Nov. 13-16
    • S. Fejes and F. Vajda, "A data-driven algorithm and systolic architecture for image morphology," in Proc. of IEEE Image Processing, Austin, Texas, Nov. 13-16 1994, pp. 550-554.
    • (1994) Proc. of IEEE Image Processing , pp. 550-554
    • Fejes, S.1    Vajda, F.2
  • 6
    • 0038758933 scopus 로고    scopus 로고
    • Fpga-based implementation of variable sized structuring elements for 2d binary morphological operations
    • Bangkok, Thailand, Mar
    • J. Velten and A. Kummert, "Fpga-based implementation of variable sized structuring elements for 2d binary morphological operations," in Proc. of IEEE International Symposium on Circuits and Systems, Bangkok, Thailand, Mar. 2003, pp. 706-709.
    • (2003) Proc. of IEEE International Symposium on Circuits and Systems , pp. 706-709
    • Velten, J.1    Kummert, A.2
  • 7
    • 0033748080 scopus 로고    scopus 로고
    • Fast implementation of binary morphological operations on hardware-efficient systolic architectures
    • E. N. Malamas, A. G. Malamos, and T. A. Varvarigou, "Fast implementation of binary morphological operations on hardware-efficient systolic architectures," The Journal of VLSI Signal Processing, vol. 25, pp. 79-93, 2000.
    • (2000) The Journal of VLSI Signal Processing , vol.25 , pp. 79-93
    • Malamas, E.N.1    Malamos, A.G.2    Varvarigou, T.A.3
  • 8
    • 0039177629 scopus 로고    scopus 로고
    • Fundamenta morphologicae mathematicae
    • J. Goutsias and H. J. Heijmans, "Fundamenta morphologicae mathematicae," Fundamenta Informaticae, vol. 41, pp. 1-31, 2000.
    • (2000) Fundamenta Informaticae , vol.41 , pp. 1-31
    • Goutsias, J.1    Heijmans, H.J.2
  • 9
    • 0029219885 scopus 로고
    • Decomposition of arbitrarily shaped morphological structuring elements
    • H. Park and R. Chin, "Decomposition of arbitrarily shaped morphological structuring elements," IEEE Trans. Pattern Anal. Machine Intell., vol. 17, pp. 2-15, 1995.
    • (1995) IEEE Trans. Pattern Anal. Machine Intell , vol.17 , pp. 2-15
    • Park, H.1    Chin, R.2
  • 10
    • 0032002538 scopus 로고    scopus 로고
    • Decomposition of arbitrarily shaped binary morphological structuring elements using genetic algorithms
    • G. Anelli and A. Broggi, "Decomposition of arbitrarily shaped binary morphological structuring elements using genetic algorithms," IEEE Trans. Pattern Anal. Machine Intell., vol. 20, pp. 217-224, 1998.
    • (1998) IEEE Trans. Pattern Anal. Machine Intell , vol.20 , pp. 217-224
    • Anelli, G.1    Broggi, A.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.