FPGA realization of activation function for artificial neural networks

Proceedings - 8th International Conference on Intelligent Systems Design and Applications, ISDA 2008

Volumn 3, Issue , 2008, Pages 159-164

  Saichand, Venakata ^a   Nirmala Devi, M ^b   Arumugam, S ^c   Mohankumar, N ^d  

^a MTech VLSI   (India)

^b Faculty in Electronics and Communication Engineering   (India)

^c Nanda College of Engineering   (India)

^d AMRITA UNIVERSITY   (India)

Author keywords

Activation Function; ANN; FPGA; Lookup table based; Piecewise Linear Approximation

Indexed keywords

ACTIVATION FUNCTION; ANN; FPGA; LOOKUP TABLE BASED; PIECEWISE LINEAR APPROXIMATION;

BACKPROPAGATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTELLIGENT SYSTEMS; NEURAL NETWORKS; PIECEWISE LINEAR TECHNIQUES; SYSTEMS ANALYSIS;

TABLE LOOKUP;

EID: 67549146862     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISDA.2008.333     Document Type: Conference Paper

References (11)

1. Hiroomi Hikawa , "A Digital Hardware Pulse-Mode Neuron With Piecewise Linear Activation Function," IEEE Trans.Neural Networks, vol.14,no.5,pp.1028-1037,Sept.2003
2. Nitish D. Patel, Sing Kiong Nguang, and George G. Coghill, "Neural Network Implementation Using Bit Streams," IEEE Trans. Neural Networks, vol.18,no.5,Sept.2007
3. S. Li, M. Moussa, and S. Areibi, "Arithmetic formats for implementingartificial neural networks on FPGAs," Can. J. Elect. Comput. Eng., vol.31, no. 1, pp. 31-40, 2006.
4. D. Anguita, A. Boni, and S. Ridella, "A digital architecture for support vector machines: Theory, algorithm, and FPGA implementation," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 993-1009, Sep. 2003.
5. J. Zhu and P. Sutton, "FPGA implementations of neural networks-a survey of a decade of progress," in Proc. Conf. Field Programm. Logic, Lisbon, Portugal, 2003, pp. 1062- 1066.
6. J. Holt and T. Baker, "Back propagation simulations using limited precision calculations," in Proc. Int. Joint Conf. Neural Netw. (IJCNN-91), Seattle, WA, Jul. 1991, vol. 2, pp. 121-126.
7. Y. Maeda, A. Nakazawa, and Y. Kanata, "Hardware implementation of a pulse density neural network using simultaneous perturbation learning rule," Analog Integr. Circuits Signal Process., vol. 18, no. 2, pp. 1-10, 1999.
8. Antony W. Savich, Medhat Moussa, and Shawki Areibi, "The Impact of Arithmetic Representation on Implementing MLP-BP on FPGAs: A Study," IEEE Trans. Neural Networks, vol.18, no.1, Jan.2003.
9. Yutaka Maeda, and Masatoshi Wakamura, "Simultaneous Perturbation Learning Rule for Recurrent Neural Networks and Its FPGA Implementation," IEEE Trans. Neural Networks, vol.16, no.6, November 2005.
10. J. Holt and T. Baker, "Back propagation simulations using limited precision calculations," in Proc. Int. Joint Conf. Neural Netw. (IJCNN-91), Seattle, WA, Jul. 1991, vol. 2, pp. 121-126.
11. W. Ligon, III, S. McMillan, G. Monn, K. Schoonover, F. Stivers, andK. Underwood, "A re-evaluation of the practicality of floating point operations on FPGAs," in Proc. IEEE Symp. FPGAs Custom Comput. Mach., K. L. Pocek and J. Arnold, Eds., Los Alamitos, CA, 1998, pp.206-215 [Online]. Available:citeseer.nj.nec.com/95888.html.