Arithmetic formats for implementing artificial neural networks on FPGAs

Canadian Journal of Electrical and Computer Engineering

Volumn 31, Issue 1, 2006, Pages 31-40

  Xiaoguang, Li ^a   Moussa, Medhat ^a   Areibi, Shawki ^a  

^a UNIVERSITY OF GUELPH   (Canada)

Author keywords

Artificial neural networks; Fixed point arithmetic; Floating point arithmetic; FPGA

Indexed keywords

ARTIFICIAL INTELLIGENCE; DIGITAL ARITHMETIC; MATHEMATICAL OPERATORS; MULTIPLYING CIRCUITS; NEURAL NETWORKS; RESOURCE ALLOCATION;

FIXED-POINT ARITHMETIC; FIXED-POINT FORMATS; FLOATING-POINT ARITHMETIC;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33846098011     PISSN: 08408688     EISSN: None     Source Type: Journal    
DOI: 10.1109/CJECE.2006.259201     Document Type: Article

References (8)

1. D.E Rumelhart et al., Foundations, vol. 1 of Parallel Distributed Processing: Explorations in the Microstructure of Cognition, Cambridge, Mass.: MIT Press, 1986.
2. G. Even and P. Wolfgang, "On the design of IEEE compliant floating point units," IEEE Trans. Comput., vol. 49, no. 5, May 2000, pp. 398-413.
3. S. Haykin, Neural Networks: A Comprehensive Foundation, Englewood Cliffs, N.J.: Prentice-Hall, 1999.
4. D. Goldberg, "What every computer scientist should know about floating-point arithmetic," ACM Computing Surveys, vol. 23, no. 1, Mar. 1991, pp. 5-48.
5. ANSI/IEEE Std 754-1985, IEEE Standard for Binary Floating Point Arithmetic, 1985.
6. J.L Holt and T.E Baker, "Backpropagation simulations using limited precision calculations," in Proc. Int. Joint Conf. Neural Networks (IJCNN-91), vol. 2, July 1991, pp. 121-126.
7. Walter B. Ligon et al., "A re-evaluation of the practicality of floating-point operations on FPGAs," in Proc. IEEE Symp. FPGAs for Custom Computing Machines, Los Alamitos, Calif., 1998, pp. 206-215.
8. Pavle Belanovic, "Library of parameterized hardware modules for floating-point arithmetic with an example application," M.S. thesis, Dept. of Electrical and Computer Engineering, Northeastern University, Boston, Mass., June 2002.