p88110: A graphical simulator for computer architecture and organization courses

IEEE Transactions on Education

Volumn 52, Issue 2, 2009, Pages 248-256

  García, M Isabel ^a   Rodriguez, Santiago ^a   Perez, Antonio ^a   Garcia, Antonio ^a  

^a UNIVERSIDAD POLITÉCNICA DE MADRID   (Spain)

Author keywords

Automatic assessment; Computer architecture and organization; Computer science education; Educational technology; Graphical interface; High enrollment course management

Indexed keywords

AUTOMATIC ASSESSMENT; COMPUTER SCIENCE EDUCATION; EDUCATIONAL TECHNOLOGY; GRAPHICAL INTERFACE; HIGH-ENROLLMENT COURSE MANAGEMENT;

COMPUTERS; DISTANCE EDUCATION; EDUCATION COMPUTING; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; PIPELINE CODES; PIPELINE PROCESSING SYSTEMS; PIPELINES; SIMULATORS; STUDENTS; TEACHING; UNMANNED AERIAL VEHICLES (UAV);

COMPUTER ARCHITECTURE;

EID: 67349252603     PISSN: 00189359     EISSN: None     Source Type: Journal    
DOI: 10.1109/TE.2008.927690     Document Type: Article

References (20)

1. W. Yurcik, G. Wolfe, and M. Holliday, "A survey of simulators used in computer organization/architecture courses," in Proc. Summer Comput. Simul. Conf., Orlando, FL, Jul. 2001.
2. A. Stojkovic, J. Djordjevic, and B. Nikolic, "WASP: A web-based simulator for an educational pipelined processor," Int. J. Elect. Eng. Educ., vol. 44, no. 3, pp. 197-215, Jul. 2007.
3. J. Djordjevic, B. Nikolic, and A. Milenkovic, "Flexible web-based educational system for teaching computer architecture and organization," IEEE Trans. Educ., vol. 48, pp. 264-273, May 2005.
4. J. Lares, SPIM S20: A MIPS R2000 Simulator U. Wisconsin-Madison, Comput. Sci. Dept., 1990, Tech. Rep. 996.
5. K. Vollmar and P. Sanderson, "MARS: An education-oriented MIPS assembly language simulator," SIGCSE Bull., vol. 38, no. 1, pp. 239-243, 2006.
6. J. Sahuquillo, N. Tomás, S. Petit, and A. Pont, "SPIM-cache: A pedagogical tool for teaching cache memories through code-based exercises," IEEE Trans. Educ., vol. 50, pp. 244-250, Aug. 2007.
7. E. Cordeiro, I. Stefani, T. Soares, and C. Martins, "DCMSIM: Didactic cache memory simulator," in Proc. 33rd Frontiers in Educ. Conf., 2003, pp. F1C-14.
8. J. Edler and M. Hill, Dinero IV Trace-Driven Uniprocessor Cache Simulator 2008 [Online]. Available: http://pages.cs.wisc.edu/markhill/ DineroIV
9. H. Gruenbacher and M. Khosravipour, "WinDLX and MIPSim pipeline simulators for teaching computer architecture," in Proc. IEEE Symp. Workshop Eng. Comput. Based Syst., Washington, DC, 1996, pp. 412-419.
10. Y. Zhang and G. Adams-III, "An interactive, visual simulator for the DLX pipeline," IEEE TCCA Newslett., pp. 9-12, 1997.
11. A. Misev and M. Gusev, "Visual simulator for ILP dynamic OOO processor," in Proc. Workshop Comput. Architect. Educ., New York, 2004, pp. 87-92.
12. C. Smullen and T. Taha, "PSATSim: An interactive graphical superscalar architecture simulator for power and performance analysis," in Proc. Workshop on Comput. Architec. Education, New York, 2006.
13. S. Rodríguez, J. Pedraza, A. García, F. Rosales, and R. Méndez, "Computer-assisted assembly language programming laboratory," Int. J. Elect. Eng. Educ., vol. 44, no. 3, pp. 216-229, Jul. 2007.
14. S. Rodríguez, M. García, and R. Méndez, "Teaching computer architecture with a new superscalar processor emulator," in Proc. 4th Ann. SIGCSE/SIGCUE Conf. Innovat. Technol. Comput. Sci. Educ., ITiCSE'99, Cracow, Poland, 1999, pp. 99-102.
15. K. Diefendorff and M. Allen, "Organization of the motorola 88110 superscalar RISC microprocessor," IEEE Micro, vol. 12, no. 2, pp. 40-63, Apr. 1992.
16. J. Pérez, S. Rodríguez, M. García, and R. Méndez, "The EM88110: Emulating a superscalar processor," ACM SIGCSE Bull., no. 4, pp. 45-50, Dec. 1997.
17. S. Rodríguez, J. Zamorano, F. Rosales, A. García, and J. Pedraza, "A framework for lab work management in mass courses. Application to low level input/output without hardware," Comput. Educ., vol. 48, no. 2, pp. 153-170, Feb. 2007.
18. L. Malmi, A. Korhonen, and R. Saikkonen, "Experiences in automatic assessment on mass courses and issues for designing virtual courses," in Proc. 7th Ann. SIGCSE/SIGCUE Conf. Innov. Technol. Comput. Sci. Educ., ITiCSE'02, Aarhus, Denmark, 2002, pp. 55-59.
19. M. Khalifa and R. Lam, "Web-based learning: Effects on learning process and outcome," IEEE Trans. Educ., vol. 45, pp. 350-356, Nov. 2002.
20. A. García, S. Rodríguez, F. Rosales, and J. Pedraza, "Automatic management of laboratory work in mass computer engineering courses," IEEE Trans. Educ., vol. 48, pp. 89-98, Feb. 2005.