Dual-mode multiple-band digital controller for high-frequency dc-dc converter

IEEE Transactions on Power Electronics

Volumn 24, Issue 3, 2009, Pages 752-766

  Barai, Mukti ^a   Sengupta, Sabyasachi ^a,b   Biswas, Jayanta ^c  

^a INDIAN INSTITUTE OF TECHNOLOGY   (India)

^b MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY   (India)

^c CEM Solutions   (India)

Author keywords

Analog to digital converter; dc dc converter; Delay line ADC; Dynamic voltage scaling; Piecewise linear; Wide dynamic range

Indexed keywords

ANALOG-TO-DIGITAL CONVERTER; DELAY LINE ADC; DYNAMIC VOLTAGE SCALING; PIECEWISE LINEAR; WIDE DYNAMIC RANGE;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; CONTROL SYSTEM STABILITY; CONTROLLERS; DC-DC CONVERTERS; ELECTRIC BATTERIES; FREQUENCY CONVERTERS; HVDC POWER TRANSMISSION; PIECEWISE LINEAR TECHNIQUES; VOLTAGE STABILIZING CIRCUITS; WAVES;

MULTICARRIER MODULATION;

EID: 67349242348     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2008.2008391     Document Type: Article

References (34)

1. O. Trescases and W. T. Ng, "Variable output, soft-switching DC/DC converter for VLSI dynamic voltage scaling power supply applications," in Proc. IEEE Power Electron. Spec. Conf., Jun. 2004, pp. 4149-4155.
2. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000.
3. A. J. Stratakos, S. R. Sanders, and R. W. Brodersen, "A low-voltage cmos DC-DC converter for a portable battery-operated systems," in Proc. IEEE Power Electron. Spec. Conf., Jun. 1994, vol. 1, pp. 619-626.
4. Transmeta. Crusoe processor. (2000). [Online]. Available: http:// www.transmeta.com
5. TI. Inc. "Adjustable, 800-mA 3-MHz Synchronous Step-Down converter," Texas Instruments, Texas, Austin, Data Sheet TPS62352, 2007.
6. A. R. Oliva, S. S. Ang, and G. E. Bortolotto, "Digital control of a voltage mode synchronous buck converter," IEEE Trans. Power Electron., vol. 21, no. 1, pp. 157-163, Jan. 2006.
7. A. Peterchev and S. R. Sanders, "Load-Line regulation with estimated load-current feedforward: Application to microprocessor voltage regulators," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1704-1717, Nov. 2006.
8. M. Castilla, L. G. Vicuna, J. M. Guerrero, J. Miret, and N. Berbel, "Simple low-cost hysteretic controller for single phase synchronous buck converters," IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1232-1241, Jul. 2007.
9. S. Saggini, D. Trevisan, P. Mattavelli, and M. Ghioni, "Synchronous-asynchronous digital voltage-mode control for DC-DC converters," IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1261-1268, Jul. 2007.
10. S. Saggini, P. Mattavelli, M. Ghioni, and M. Redaelli, "Mixed signal voltage mode control for DC-DC converters with inherent analog derivative action," IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1485-1493, May 2008.
11. G. Feng, E. Meyer, and Y. Liu, "A new digital control algorithm to achieve optimal dynamic performance in DC-DC converters," IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1489-1498, Jul. 2007.
12. E. Meyer, Z. Zhang, and Y. Liu, "An optimal control method for buck converters using a pretical capacitor charge balance technique," IEEE Trans. Power Electron., vol. 22, no. 4, pp. 1802-1812, Jul. 2007.
13. H. Hu, V. Yousefzadeh, and D. Maksimovic, "Nonuniform A/D quantization for improved dynamic responses of digitally controlled DC-DC converters," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1998-2005, Jul. 2008.
14. A. V. Peterchev and S. Sanders, "Digital multimode buck converter control with loss-minimizing synchronous rectifier adaptation," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1588-1599, Nov. 2006.
15. W. Liou, M. Yeh, and Y. L. Kuo, "A high efficiency dual-mode buck converter IC for portable applications," IEEE Trans. Power Electron. vol. 23, no. 2, pp. 667-677, Mar. 2008.
16. Z. Zhao and A. Prodic, "Continuous-time digital controllers for high-frequency DC-DC converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 564-573, Mar. 2008.
17. J. Xiao, A. Peterchev, and S. R. Sanders, "Architecture and IC implementation of a digital VRM controller," in Proc. IEEE Power Electron. Spec. Conf., Jun. 2001, pp. 38-47.
18. J. Xiao, A. Peterchev, J. Zhang, and S. R. Sanders, "An ultra-low-power digitally-controlled buck converter IC for cellular phone applications," in Proc. IEEE Appl. Power Electron. Conf., Feb. 2004, pp. 383-391.
19. B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for DC-DC converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 438-446, Jan. 2003.
20. Z. Lukic, N. Rahman, and A. Prodic, "Multibit ∑-δ PWM digital controller IC for DC-DC converters operating at switching frequencies beyond 10 MHz," IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1693-1707, Sep. 2007.
21. A. Parayandeh and A. Prodic, "Programmable analog-to-digital converter for low power DC-DC SMPS," IEEE Trans. Power Electron., vol. 23, no. 1, pp. 500-505, Jan. 2008.
22. A. Prodic and D. Maksimovic, "Design of a digital PID regulator based on look-up tables for control of high-frequency DC-DC converters," in Proc. IEEE Comput. Power Electron. Conf., Jun. 2002, pp. 18-22.
23. G. F. Franklin, J. D. Powell, and A. Emami-Naeini, i Feedback Control of Dynamic Systems, 3rd ed. Reading, MA: Addision-Wesley, 1994.
24. J. L. Tong and J. P. Bobis, "A model for designing digital PID controllers," in Proc. Int. Conf. Power Electron. Motion Control, Nov. 1992, pp. 1157-1162.
25. Y. Y. Li, A. D. Sheng, and Y. G. Wang, "Synthesis of PID controllers with regional pole constraints," in Proc. Int. Conf. Control, Autom., Robot. Vis., Dec. 2004, pp. 1842-1846.
26. J. C. Basilio and S. R. Matos, "Design of PI and PID controllers with transient performance specification," IEEE Trans. Educ., vol. 45, no. 4, pp. 364-370, Nov. 2002.
27. L. Guo, J. Y. Hung, and R. M. Nelms, "Digital controller design for buck and boost converters using root locus techniques," in Proc. IEEE Ind. Electron. Conf., Nov. 2003, pp. 1864-1869.
28. O. Linlin, T. Youchun, G. Danying, and Z. Weidong, "Stability analysis of PID controllers for integral processes with time delay," in Proc. Amer. Control Conf., Jun. 2005, pp. 4247-4252.
29. A. Karimi, D. Garcia, and R. Longchamp, "PID controller tuning using Bode's integrals," IEEE Trans. Control Syst. Technol., vol. 11, no. 6, pp. 812-821, Nov. 2003.
30. L. H. Keel and S. P. Bhattacharyya, "Stability margins and digital implementation of controllers," in Proc. Amer. Control Conf., Jun. 1998, pp. 2852-2856.
31. M. Y. Chui, W. Ki, and C. Tsui, "A programmable integrated digital controller for switching converters with dual-band switching and complex pole-zero compensation," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 772-780, Mar. 2005.
32. M. Barai, S. SenGupta, and J. Biswas, "Optimized design of a delay line based analog to digital converter for digital power management applications," in Proc. IEEE Power Electron. Spec. Conf., Jun. 2008, pp. 1801-1807.
33. Synopsys. (2007). Synopsys eda tools [Online]. Available: http:// www.synopsys.com
34. National Semiconductor. (2006). National semiconductor 0.5 μm cmos library [Online]. Available: http://www.national.com