Optimized design of a high frequency digital controller for DVS-enabled adaptive DC-DC converter

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2008, Pages 1801-1807

  Barai, Mukti ^a   Sengupt, Sabyasachi ^a   Biswas, Jayanta ^b  

^a INDIAN INSTITUTE OF TECHNOLOGY   (India)

^b CEM Solutions   (India)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); ANALOG TO DIGITAL CONVERSION; DIGITAL ARITHMETIC; DYNAMIC RESPONSE; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRONIC EQUIPMENT; ERROR ANALYSIS; INDUSTRIAL MANAGEMENT; MULTICARRIER MODULATION; OPTICAL DESIGN; OPTIMIZATION; OSCILLATORS (ELECTRONIC); POWER ELECTRONICS; PROCESS ENGINEERING; SWITCHING FREQUENCY; VOLTAGE STABILIZING CIRCUITS; WAVES;

ANALOG-TO-DIGITAL CONVERTER; BATTERY POWERED; CLOSED LOOPS; CMOS TECHNOLOGIES; DC CONVERTERS; DELAY LINE; DIGITAL COMPENSATORS; DIGITAL CONTROLLERS; DIGITAL PULSES; DISCRETE COMPONENTS; DYNAMIC VOLTAGE SCALING; HARDWARE DESIGNS; HIGH FREQUENCIES; HIGH RESOLUTIONS; INTEGRATED DESIGN FRAMEWORK; MANAGEMENT TECHNIQUES; MOBILE ELECTRONIC EQUIPMENT; ON CHIPS; OPTIMIZED DESIGNS; OUTPUT VOLTAGES; REFERENCE CLOCKS; SYNCHRONOUS BUCK CONVERTERS; SYNOPSYS TOOLS; VALUE BASED;

FREQUENCY RESPONSE;

EID: 52349091357     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2008.4592205     Document Type: Conference Paper

References (8)

1. Thomas D. Burd,; Trevor A.Pering,; Anthony J. Stratakos,; and Robert W. Brodersen,; "A Dynamic Voltage Scaled Microprocessor System", IEEE Journal of Solid-State Circuits, vol. 35, No. 11, pp. 1571-1580, November. 2000.
2. A.V.Peterchev,; J. Xiao,; and S.R. Sanders. "Architecture and IC implementation of a digital VRM controller", IEEE Transactions on Power Electronics, vol. 18, pp. 301-308, Jan. 2003.
3. Patella, B.J.; Prodic, A.; Zirger, A.; Maksimovic, D. "High-frequency digital PWM controller IC for dc-dc converters", IEEE Transactions on Power Electronics, vol. 18, Issue 1, Part 2, Jan.2003 pp. 438-446, Special Issue on Digital Control.
4. C. Zhang, D. Ma, A. Srivastava. "Integrated adaptive dc/dc conversion with adaptive pulse-train technique for low-ripple fast-response regulation ", In Proceedings of IEEE ISLPED Conference, 2004, pp. 257-262.
5. Jinwen Xiao,; Angel V. Peterchev,; Jianhui Zhang,; and Seth R. Sanders. "A 4- μA Quiescent-Current Dual-Mode Digitally Controlled Buck Converter IC for Cellular Phone Applications", IEEE Journal of Solid-State Circuits, vol. 39, No. 12, pp. 2342-2348, December. 2004.
6. D. Kang, Y. Kim, J.T. Doyle, "A High-Efficiency fully digital synchronous Buck converter power delivery system based on a Finite-State machine ", IEEE Transactions on VLSI Systems, vol. 14, no. 3, pp. 229-240, March 2006.
7. M. Y. Chui, W. Ki, C. Tsui, "A Programmable Integrated Digital Controller for switching Converters with dual-band switching and complex pole-zero compensation", IEEE Journal of Solid-State Circuits, vol. 40, no. 3, March 2005.
8. A. Prodic and D. Maksimovic, "Design of a Digital PID Regulator Based on Look-Up Tables for control of High-Frequency dc-dc Converters", In Proceedings of IEEE Computers in Power Electronics, 2002, pp. 18-22.