메뉴 건너뛰기




Volumn 86, Issue 7-9, 2009, Pages 1957-1960

Silicon nanowire NVM with high-k gate dielectric stack

Author keywords

Flash memory; NVM; Silicon nanowire; SiNW

Indexed keywords

BLOCKING LAYERS; FAST OPERATION; FLASH MEMORY CELL; HIGH-K DIELECTRIC; HIGH-K GATE DIELECTRICS; MEMORY WINDOW; NVM; PLANAR CELLS; SELF-ALIGNING; SILICON NANOWIRE; SILICON NANOWIRES; SINW; TUNNELING OXIDES;

EID: 67349120581     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2009.03.095     Document Type: Article
Times cited : (11)

References (8)
  • 1
    • 4244057196 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductors ITRS, Available from
    • International Technology Roadmap for Semiconductors (ITRS) 2007: Process Integration, Devices, and Structures (PIDS). Available from: .
    • (2007) Process Integration, Devices, and Structures (PIDS)
  • 8
    • 67349173654 scopus 로고    scopus 로고
    • note
    • We identify certain commercial equipments, instruments or materials in this article to specify adequately the experimental procedure. In no case does such identification imply recommendation or endorsement by the National Institute of Standards and Technology, nor does it imply that the materials or equipment identified are necessarily the best available for the purpose.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.