A flexible and overlapped qc-ldpc decoder

International Conference on Signal Processing Proceedings, ICSP

Volumn , Issue , 2008, Pages 1739-1743

  Malema, Gabofetswe ^a  

^a UNIVERSITY OF BOTSWANA   (Botswana)

Author keywords

[No Author keywords available]

Indexed keywords

CODE CONSTRUCTION; COMMUNICATION COMPLEXITY; DECODER DESIGNS; HIGH-THROUGHPUT; LDPC DECODER; LOW DENSITY PARITY CHECK; LOW-COMPLEXITY; MULTIPLE CODES; PARALLEL PROCESSING; QUASICYCLIC CODES; SEQUENTIAL PROCESSING; SERIAL PROCESSING; STRUCTURED CODES; SUB-MATRICES;

ALUMINUM; BLOCK CODES; COMMUNICATION CHANNELS (INFORMATION THEORY); DECODING; SIGNAL PROCESSING;

ARCHITECTURE;

EID: 67249149655     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICOSP.2008.4697474     Document Type: Conference Paper

References (12)

1. S. Chung, G. Forney, J. Richardson, and R. Urbanke, "On the Design of Low-Density Parity-Check Codes within 0.0045dB of the Shannon Limit," IEEE Communication Let- ters, vol. 5, pp. 58-60, February 2001.
2. M. Eroz, F. Sun, and L. Lee
3. IEEE, "IEEE Broadband Wireless Access Working Group," http://ieee802.org/16.
4. L. Yang, H. Liu, and C. Shi, "Code Construction and FPGA Implementation of a Low-Error-Floor Multi-Rate Low-Density Parity-Check Code Decoder," IEEE Transac- tions on Circuits and Systems-I, vol. 53, pp. 892-904, April 2006.
5. P. Radosavljevic, M. Karkooti, A. de Baynast, and J. Cav- allaro, "Tradeoff Analysis and Architecture Design of High Througput Irregular LDPC Decoders," IEEE Transactions of Circuits and Systems-I, vol. 1, no. 1, 2006.
6. G. Malema and M. Liebelt, "Quasi-Cyclic LDPC Codes of Column-Weight Two Using a Search Algorithm," EURASIP Journal on Advances in Signal Processing, vol. 2007, pp. Ar- ticle ID 45768, 8 pages, 2007.
7. G. Malema, "Constructing Quasi-Cyclic LDPC Codes Us- ing a Search Algorithm," International Symposium on Sig- nal Processing and Information Technology, Cairo, Egypt, pp. 969-973, December 2007.
8. I. Park and S. Kang, "Scheduling Algorithm for Partially Parallel Architecture of LDPC Decoder by Matrix Permu- tation," IEEE International Symposium on Circuits and Sys- tems, pp. 5778-5781, May 2005.
9. Y. Chen and K. Parhi, "Overlapped Message Passing for Quasi-Cyclic Low-Density Parity-Check Codes," IEEE Transactions on Circuits and Systems, vol. 51, pp. 1106-1113, June 2004.
10. A. George and J. Liu, Computer Solution of Large Sparse Positive Definite Systems. Prentice-Hall, Inc, Englewood Cliffs, NJ, 1981.
11. J. Campello, D. S. Dodha, and S. Rajagopalan, "Designing LDPC codes using Bit-Filling," in Proceedings of the Inter- national Conference on Communications, vol. 1, June 2001.
12. X. Hu, E. Eleftheriou, and D. Arnold, "Progressive edge- growth Tanner Graphs," Proc. IEEE GLOBECOM, San An- tonio, TX, November 2001.