메뉴 건너뛰기




Volumn , Issue , 2008, Pages 155-158

A 52GHz Millimeter-Wave PLL Synthesizer for 60GHz WPAN Radio

Author keywords

[No Author keywords available]

Indexed keywords

CHIP AREAS; HIGH-SPEED; OUTPUT FREQUENCY; PLL SYNTHESIZER; SUPPLY VOLTAGES; TWO CHANNEL;

EID: 66649103010     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMICC.2008.4772252     Document Type: Conference Paper
Times cited : (7)

References (10)
  • 1
    • 33845618539 scopus 로고    scopus 로고
    • A silicon 60-GHz receiver and transmitter chipset for broadband communications
    • Dec.
    • S. K. Reynolds et al., "A silicon 60-GHz receiver and transmitter chipset for broadband communications," IEEE JSSC, vol. 41, no. 12,pp. 2820-2831, Dec. 2006.
    • (2006) IEEE JSSC , vol.41 , Issue.12 , pp. 2820-2831
    • Reynolds, S.K.1
  • 2
    • 31344461893 scopus 로고    scopus 로고
    • A 60-GHz CMOS receiver front-end
    • DOI 10.1109/JSSC.2005.858626
    • B. Razavi, "A 60-GHz CMOS receiver front-end," IEEE JSSC, vol. 41, no. 1, pp. 17-22, Jan. 2006. (Pubitemid 43145958)
    • (2006) IEEE Journal of Solid-State Circuits , vol.41 , Issue.1 , pp. 17-22
    • Razavi, B.1
  • 4
    • 34748891058 scopus 로고    scopus 로고
    • A 15 to 18-GHz programmable sub-integer frequency synthesizer for a 60-GHz transceiver
    • DOI 10.1109/RFIC.2007.380939, 4266487, Proceedings of the 2007 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2007
    • B. A. Floyd et al., "A 15 to 18-GHz programmable sub-integer frequency synthesizer for a 60-GHz transceiver," IEEE RFIC Sym. pp. 529-532, 2007. (Pubitemid 47486726)
    • (2007) Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium , pp. 529-532
    • Floyd, B.A.1
  • 5
    • 27944475814 scopus 로고    scopus 로고
    • A fully integrated BiCMOS PLL for 60 GHz wireless applications
    • W. Winkler et al., "A fully integrated BiCMOS PLL for 60 GHz wireless Applications," IEEE ISSCC Dig., pp. 406-407, 2005.
    • (2005) IEEE ISSCC Dig. , pp. 406-407
    • Winkler, W.1
  • 6
    • 34548851539 scopus 로고    scopus 로고
    • A 50-GHz phase-locked loop in 130-nm CMOS
    • C. Cao, K.K. Oh, "A 50-GHz phase-locked loop in 130-nm CMOS," IEEE CICC, pp. 21-24, 2006.
    • (2006) IEEE CICC , pp. 21-24
    • Cao, C.1    Oh, K.K.2
  • 7
    • 41549122319 scopus 로고    scopus 로고
    • A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS
    • H. Hoshino et al., "A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS," IEEE ESSCIRC Dig., pp. 472-475, 2007.
    • (2007) IEEE ESSCIRC Dig. , pp. 472-475
    • Hoshino, H.1
  • 8
    • 34548853685 scopus 로고    scopus 로고
    • A 58-to-60.4GHz frequency synthesizer in 90nmCMOS
    • C. Lee et al., "A 58-to-60.4GHz frequency synthesizer in 90nmCMOS," IEEE ISSCC Dig., pp. 196-197, 2007.
    • (2007) IEEE ISSCC Dig. , pp. 196-197
    • Lee, C.1
  • 9
    • 34748911703 scopus 로고    scopus 로고
    • A 9.1-to-11.5-GHz four-band PLL for X-band satellite & optical communication applications
    • Ja-Yol Lee et al., "A 9.1-to-11.5-GHz four-band PLL for X-band satellite & optical communication applications," IEEE RFIC Sym. pp. 533-536, 2007.
    • (2007) IEEE RFIC Sym. , pp. 533-536
    • Lee, J.-Y.1
  • 10
    • 4444248651 scopus 로고    scopus 로고
    • A frequency doubler with high conversion gain and good fundamental suppression
    • F. Gruson et al., "A frequency doubler with high conversion gain and good fundamental suppression," IEEE MTT-s Dig., pp. 175-178, 2004
    • (2004) IEEE MTT-s Dig. , pp. 175-178
    • Gruson, F.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.