A dual seven-level inverter supply for an open-end winding induction motor drive

IEEE Transactions on Industrial Electronics

Volumn 56, Issue 5, 2009, Pages 1665-1673

  Mondal, Gopal ^a   Sivakumar, K ^b   Ramchand, Rijil ^b   Gopakumar, K ^b   Levi, Emil ^c  

^a UNIVERSITY OF NOTTINGHAM   (United Kingdom)

^b INDIAN INSTITUTE OF SCIENCE   (India)

^c LIVERPOOL JOHN MOORES UNIVERSITY   (United Kingdom)

Author keywords

Capacitor voltage balancing; Common mode voltage elimination; Common mode voltage (CMV) elimination; Multi level inverter; Multilevel inverter; Open end winding induction motor

Indexed keywords

CAPACITOR VOLTAGE BALANCING; COMMON MODE VOLTAGE ELIMINATION; COMMON-MODE VOLTAGE (CMV) ELIMINATION; MULTI-LEVEL INVERTER; OPEN-END WINDING INDUCTION MOTOR;

CAPACITANCE; CAPACITORS; DRIVES; ELECTRIC DRIVES; ELECTRIC INVERTERS; MOTORS; POWER CONVERTERS; WINDING;

INDUCTION MOTORS;

EID: 66149155903     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2008.2010159     Document Type: Article

References (25)

1. A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518-523, Sep. 1981.
2. H. Stemmler and P. Guggenbach, "Configurations of high-power voltage source inverter drives," in Proc. EPE Conf., Brighton, U.K., 1993, vol. 5, pp. 7-14.
3. G. P. Adam, S. J. Finney, A. M. Massoud, and B.W. Williams, "Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode," IEEE Trans. Ind. Electron., vol. 55, no. 8, pp. 3088-3099, Aug. 2008.
4. S. Daher, J. Schmid, and F. L.M. Antunes, "Multilevel inverter topologies for stand-alone PV systems," IEEE Trans. Ind. Electron. vol. 55, no. 7, pp. 2703-2712, Jul. 2008.
5. O. Lopez, J. Alvarez, J. Doval-Gandoy, F. D. Freijedo, A. Nogueiras, A. Lago, and C. M. Penalver, "Comparison of the FPGA implementation of two multilevel space vector PWM algorithms," IEEE Trans. Ind. Electron. vol. 55, no. 4, pp. 1537-1547, Apr. 2008.
6. S. Kouro, J. Rebolledo, and J. Rodríguez, "Reduced switching-frequencymodulation algorithm for high-power multilevel inverters," IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2894-2901, Oct. 2007.
7. R. Gupta, A. Ghosh, and A. Joshi, "Switching characterization of cascaded multilevel-inverter-controlled systems," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1047-1058, Mar. 2008.
8. P. Lezana, J. Rodriguez, and D. A. Oyarzun, "Cascaded multilevel inverter with regeneration capability and reduced number of switches," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1059-1066, Mar. 2008.
9. J. Rodriguez, J. Pontt, P. Correa, P. Cortes, and C. Silva, "A new modulation method to reduce common-mode voltages in multilevel inverters," IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 834-839, Aug. 2004.
10. A. Videt, P. L. Moigne, N. Idir, P. Baudesson, and X. Cimetière, "A new carrier-based PWM providing common-mode-current reduction and DC-bus balancing for three-level inverters," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 3001-3011, Dec. 2007.
11. A. Chen and X. He, "Research on hybrid-clamped multilevel-inverter topologies," IEEE Trans. Ind. Electron., vol. 53, no. 6, pp. 1898-1905, Dec. 2006.
12. Y. Liu and F. L. Luo, "Trinary hybrid 81-level multilevel inverter for motor drive with zero common-mode voltage," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1014-1021, Mar. 2008.
13. P. C. Loh, D. G. Holmes, Y. Fukuta, and T. A. Lipo, "Reduced commonmode modulation strategies for cascaded multilevel inverters," IEEE Trans. Ind. Appl., vol. 39, no. 5, pp. 1386-1395, Sep./Oct. 2003.
14. A. J. Watson, P. W. Wheeler, and J. C. Clare, "A complete harmonic elimination approach to DC link voltage balancing for a cascaded multilevel rectifier," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2946-2953, Dec. 2007.
15. J. A. Barrena, L. Marroyo, M. A. R. Vidal, and J. R. T. Apraiz, "Individual voltage balancing strategy for PWM cascaded H-bridge converterbased STATCOM," IEEE Trans. Ind. Electron., vol. 55, no. 1, pp. 21-29, Feb. 2008.
16. B. A.Welchko and J.M. Nagashima, "The influence of topology selection on the design of EV/HEV propulsion systems," IEEE Power Electron. Lett., vol. 1, no. 2, pp. 36-40, Jun. 2003.
17. J. Kim, J. Jung, and K. Nam, "Dual-inverter control strategy for highspeed operation of EV induction motors," IEEE Trans. Ind. Electron., vol. 51, no. 2, pp. 312-320, Apr. 2004.
18. M. S. Kwak and S. K. Sul, "Control of an open winding machine in a gridconnected distributed generation system," in Conf. Rec. IEEE IAS Annu. Meeting, Tampa, FL, 2006, pp. 2576-2580.
19. K. A. Corzine, M. W. Wielebski, F. Z. Peng, and J. Wang, "Control of cascaded multilevel inverters," IEEE Trans. Power Electron., vol. 19, no. 3, pp. 732-738, May 2004.
20. V. T. Somasekhar, K. Gopakumar, M. R. Baiju, K. K. Mohapatra, and L. Umanand, "A multilevel inverter system for an induction motor with open-end windings," IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 824-836, Jun. 2005.
21. M. R. Baiju, K. K. Mahapatra, R. S. Kanchan, and K. Gopakumar, "A dual two-level inverter scheme with common-mode voltage elimination for an induction motor drive," IEEE Trans. Power Electron., vol. 19, no. 3, pp. 794-805, May 2004.
22. P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and dc-link capacitor voltage balancing using only the switching-state redundancy: Part I," IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2600-2608, Oct. 2007.
23. P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and dc-link capacitor voltage balancing using only the switching-state redundancy: Part II," IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2609- 2617, Oct. 2007.
24. G. Mondal, K. Gopakumar, P. N. Tekwani, and E. Levi, "A reducedswitch-count five-level inverter with common-mode voltage elimination for an open-end winding induction motor drive," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2344-2351, Aug. 2007.
25. R. S. Kanchan, M. R. Baiju, K. K. Mohapatra, P. P. Ouseph, and K. Gopakumar, "Space vector PWM signal generation for multilevel inverters using only the sampled amplitudes of reference phase voltages," Proc. Inst. Elect. Eng. - Electr. Power Appl., vol. 152, no. 2, pp. 297-309, Mar. 2005.