Incremental verification with error detection, diagnosis, and visualization

IEEE Design and Test of Computers

Volumn 26, Issue 2, 2009, Pages 34-43

  Chang, Kai Hui ^a   Papa, David A ^b   Markov, Igor L ^b   Bertacco, Valeria ^b  

^a AVERY DESIGN SYSTEMS INC   (United States)

^b The Department of Civil and Environmental Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INCREMENTAL VERIFICATION; POTENTIAL ERRORS; SIMILARITY FACTORS; SYNTHESIS OPTIMIZATION; VERIFICATION SYSTEMS;

ERROR CORRECTION; VISUALIZATION;

ERROR DETECTION;

EID: 66149092713     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2009.38     Document Type: Article

References (9)

1. R.C. Johnson, "Future of Chip Design Revealed at ISPD," EE Times 17 Apr. 2008; http://www.eetimes.com/ showArticle.jhtml?articleID=207400313.
2. C.E. Leiserson and J.B. Saxe, "Retiming Synchronous Circuitry," Algorithmica, vol. 6, nos. 1-6, 1991, pp. 5-35.
3. "Conformal Finds DC/PhysOpt Was Missing 40 DFFs!" ESNUG (E-mail Synopsys Users Group) 464, item 4, 30 Mar. 2007.
4. I. Chayut, "Next-Generation Multimedia Designs: Verification Needs," 43rd Design Automation Conf. (DAC 06), ACM, 2006; http://videos.dac.com/43rd/23_2/23-2.html.
5. Q. Zhu et al., "SAT Sweeping with Local Observability Don't-Cares," Proc. 43rd Design Automation Conf. (DAC 06), ACM Press, 2006, pp. 229-234.
6. J.-H.R. Jiang and R.K. Brayton, "On the Verification of Sequential Equivalence," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 6, 2003, pp. 686-697.
7. K.-H. Chang et al., "InVerS: An Incremental Verification System with Circuit Similarity Metrics and Error Visualization," Proc. 8th Int'l Symp. Quality Electronic Design (ISQED 07), IEEE CS Press, 2007, pp. 487-492.
8. Berkeley Logic Synthesis and Verification Group, "ABC: A System for Sequential Synthesis and Verification," release 51205; http:// www.cad.eecs.berkeley.edu/~alanmi/abc.
9. M.S. Abadir, J. Ferguson, and T.E. Kirkland, "Logic Verification via Test Generation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 7, no. 1, 1988, pp. 138-148.