Evaluating compiler technology for control-flow optimizations for multimedia extension architectures

Microprocessors and Microsystems

Volumn 33, Issue 4, 2009, Pages 235-243

  Shin, Jaewook ^a   Hall, Mary W ^b   Chame, Jacqueline ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b University of Utah   (United States)

Author keywords

Automatic vectorization; Branch on superword condition code (BOSCC); Control flow; Multimedia extension; SIMD compiler

Indexed keywords

AUTOMATIC VECTORIZATION; BRANCH-ON-SUPERWORD-CONDITION-CODE (BOSCC); CONTROL FLOW; MULTIMEDIA EXTENSION; SIMD COMPILER;

AGGREGATES; LARGE SCALE SYSTEMS;

PROGRAM COMPILERS;

EID: 65649089510     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2009.02.002     Document Type: Article

References (20)

1. S. Larsen, S. Amarasinghe, Exploiting superword level parallelism with multimedia instruction sets, in: Conference on Programming Language Design and Implementation, 2000, pp. 145-156.
2. Sreraman N., and Govindarajan R. A vectorizing compiler for multimedia extensions. International Journal of Parallel Programming 28 4 (2000) 363-400
3. G. Cheong, M.S. Lam, An optimizer for multimedia instruction sets, in: The Second SUIF Compiler Workshop, Stanford University, USA, 1997.
4. D.J. DeVries, A Vectorizing SUIF Compiler: Implementation and Performance, Master's Thesis, University of Toronto, 1997.
5. Bik A.J.C., Girkar M., Grey P.M., and Tian X. Automatic intra-register vectorization for the intel architecture. International Journal of Parallel Programming 30 2 (2002) 65-98
6. A.E. Eichenberger, P. Wu, K. O'Brien, Vectorization for SIMD architectures with alignment constraints, in: Conference on Programming Language Design and Implementation, Washington DC, USA, 2004.
7. Krall A., and Lelait S. Compilation techniques for multimedia processors. International Journal of Parallel Programming 2 4 (2000) 347-361
8. R. Leupers, Code selection for media processors with SIMD instructions, in: ACM/IEEE Conference on Design Automation and Test in Europe, 2000, pp. 4-8.
9. Motorola, AltiVec Technology Programming Interface Manual, 1999.
10. M. Hall, P. Kogge, J. Koller, P. Diniz, J. Chame, J. Draper, J. LaCoss, J. Granacki, A. Srivastava, W. Athas, J. Brockman, V. Freeh, J. Park, J. Shin, Mapping irregular applications to DIVA, A PIM-based data-intensive architecture, in: ACM International Conference on Supercomputing, 1999.
11. J. Draper, J. Chame, M. Hall, C. Steel, T. Barrett, J. LaCoss, J. Granacki, J. Shin, C. Chen, C.W. Kang, I. Kim, G. Daglikoca, The architecture of the DIVA processing-in-memory chip, in: Proceedings of the 16th ACM International Conference on Supercomputing, 2002, pp. 26-37.
12. J. Shin, M.W. Hall, J. Chame, Superword-level parallelism in the presence of control flow, in: International Symposium on Code Generation and Optimization, 2005.
13. Hall M.W., Anderson J.M., Amarasinghe S., Murphy B.R., Liao S.-W., Bugnion E., and Lam M.S. Maximizing multiprocessor performance with the SUIF compiler. Computer 29 12 (1996) 84-89
14. Lee R. Subword parallelism with MAX2. ACM/IEEE International Symposium on Microarchitecture 16 4 (1996) 51-59
15. J.C.H. Park, M. Schlansker, On Predicated Execution, Software and Systems Laboratory, HPL-91-58, 1991.
16. S.A. Mahlke, Exploiting Instruction-Level Parallelism in the Presence of Conditional Branches, Ph.D. Thesis, University of Illinois, Urbana IL, 1996.
17. M. Berekovic, H.-J. Stolberg, P. Pirsch, Implementing the MPEG-4 AS profile for streaming video on a SOC multimedia processor, in: Third Workshop on Media and Stream Processors, 2001.
18. K. Asanovic, J. Beck, T. Callahan, J. Feldman, B. Irissou, B. Kingsbury, P. Kohn, J. Lazzaro, N. Morgan, D. Stoutamire, J. Wawrzynek, CNS-1 Architecture Specification: A Connectionist Network Supercomputer, Technical Report TR-93-021, International Computer Science Institute, 1993.
19. Intel, Intel Architecture Software Developer's Manual, vol. 2: Instruction Set Reference, Order Number 243191, 1999.
20. D. Martin, Vector Extensions to the MIPS-IV Instruction Set Architecture (The V-IRAM Architecture Manual), Revision 3.7.5, 2000, .