Design and analog VLSI implementation of neural network architecture for signal processing

European Journal of Scientific Research

Volumn 27, Issue 2, 2009, Pages 199-216

  Raj, P Cyril Prasanna ^a   Pinjare, S L ^a  

^a VLSI System Design Centre   (India)

Author keywords

Back Propagation Algorithm (BPA); Neural Architecture (NA); Neural network

Indexed keywords

EID: 65449136000     PISSN: 1450216X     EISSN: 1450202X     Source Type: Journal    
DOI: None     Document Type: Article

References (15)

1. Bose N. K., Liang P., "Neural Network Fundamentals with graphs, algorithms and Application", Tata McGraw hill, New Delhi, 2002, ISBN 0-07-463529-8
2. Razavi Behzad, "Design of Analog CMOS Integrated Circuits", Tata McGrawhill, New Delhi, 2002, ISBN 0-07-052903-5
3. Bernabe Linares-Barranco et al.,"A Modular T-Mode Design Approach for Analog Neural Network Hardware Implementations", IEEE Journal of Solid-state Circuits. Vol. 27, no. 5, May 1992, pp. 701-713
4. Hussein CHIBLE, "Analysis And Design Of Analog Microelectronic Neural Network Architectures With On-Chip Supervised Learning" Ph.D. Thesis in Microelectronics, University of Genoa, 1997
5. Isik Aybay et al, "Classification of Neural Network Hardware", Neural Network World, IDG Co.,Vol 6 No 1, 1996, pp. 11-29
6. Vincent F. Koosh "Analog Computation and Learning in VLSI" PhD thesis California institute of technology, Pasadena, California.2001
7. Roy Ludvig Sigvartsen, "An Analog Neural Network with On-Chip Learning" Thesis Department of informatics, University of Oslo, 1994
8. Chun Lu, Bing-xue Shi and Lu Chen, "Hardware Implementation of an Analog Accumulator for On-chip BP Learning Neural Networks" Institute of Microelectronics, Tsinghua University Beijing, China 2002
9. Arne Heittmann, "An Analog VLSI Pulsed Neural Network for Image Segmentation using Adaptive Connection Weights" Dresden University of Technology, Department of Electrical Engineering and Information Technology,Dresden, Germany, 2000
10. Shai, Cai-Qin. Geiger, Randy L. "A 5-v CMOS Analog Multiplier" IEEE Journal of solid state circuits Vol sc22 No.6 December 1987, pp. 1143-1146
11. Andreas G. Andreou and Kwabena A. Boahen, "Translinear Circuits in Subthreshold MOS" Analog Integrated Circuits and Signal Processing, Vol. 9, 1996, pp.141-166
12. Eric A.Vittoz, "Weak Inversion In Analog And Digital Circuits" CCCD Workshop 2003, Lund, Oct. 2-3
13. Wai-Chi Fang et al, "A VLSI Neural Processor for Image Data Compression using Self-Organisation Networks" IEEE Transactions on Neural Networks, Vol. 3, No. 3, May 1992, pp. 506-517
14. Chung-Yu, Chiu-Hung Cheng, "A Learnable Cellular Neural Network Structure With Ratio Memory For Image Processing", IEEE Transaction on Circuits and Systems-1, Vol. 49, No. 12, December 2002, pp. 1713-1723
15. Valeriu Beiu, Jose M. Quintana and Maria J. Avedillo, "VLSI Implementation of Threshold Logic - A comprehensive Survey", IEEE Transactions on Neural Networks, Vol. 14, No. 5, September 2003, pp. 1217-1243