Specification and verification of technical plant behavior with symbolic timing diagrams

Proceedings - 2008 3rd International Design and Test Workshop, IDT 2008

Volumn , Issue , 2008, Pages 313-318

  Preue, Sebastian ^a   Hanisch, Hans Michael ^a  

^a MARTIN LUTHER UNIVERSITY HALLE WITTENBERG   (Germany)

Author keywords

Computation tree logic; Specification; Symbolic timing diagrams; Temporal logic; Verification

Indexed keywords

AUTOMATED PROCEDURES; COMPLEX THEORIES; COMPUTATION TREE LOGIC; CONTROL SOFTWARES; FORMAL EXPRESSIONS; FORMAL SPECIFICATIONS; HARDWARE AND SOFTWARES; IDEAL SOLUTIONS; MODEL-CHECKING TOOLS; SPECIFICATION AND VERIFICATIONS; SYMBOLIC TIMING DIAGRAMS;

CONCURRENCY CONTROL; GRAPHIC METHODS; MODEL CHECKING; SPECIFICATIONS; TIME MEASUREMENT; ULTRASONIC TRANSDUCERS; USER INTERFACES;

TEMPORAL LOGIC;

EID: 64849084238     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IDT.2008.4802520     Document Type: Conference Paper

References (16)

1. E. Emerson and E. Clarke, "Characterizing correctness properties of parallel programs as fixpoints," in Colloquium on Automata, Languages and Programming (ICALP), Berlin, vol. vol. 85 of LNCS, 1980, pp. 169-181.
2. R. Schlör, "Symbolic timing diagrams: A visual formalism for model verification," Ph.D. dissertation, Fachbereich Informatik, Carl-von- Ossietzky Universität Oldenburg, 2001.
3. K. Feyerabend, "A visual formalism for real time requirement specifications," in In Transformation-Based Reactive System Development, number 1231 in LNCS. Springer Verlag, 1997, pp. 156-168.
4. K. Fisler, "On tableau constructions for timing diagrams," in In NASA Langley Formal Methods Workshop, 2000.
5. R. Schlor and F. Korf, "Verification of a production cell controller using symbolic timing diagrams," in EURO-DAC '95/EURO-VHDL '95: Proceedings of the conference on European design automation. Los Alamitos, CA, USA: IEEE Computer Society Press, 1995, pp. 548-553.
6. F. Bitsch, "Verfahren zur spezifikation funktionaler sicherheitsan- forderungen für automatisierungssysteme in temporallogik," Ph.D. dissertation, Fakultät Informatik, Elektrotechnik und Informationstech- nik der Universität Stuttgart, Institut für Automatisierungs- und Soft- waretechnik, 2006.
7. F. Korf. and R. Schlör, "Symbolic timing diagrams," in Formal Development ofReactive Systems - Case Study Production Cell. London, UK: Springer-Verlag, 1995, pp. 311-331.
8. R. Schlör and W. Damm, "Specification and verification of system- level hardware designs using timing diagrams," in Proceedings ofthe European Conference on Design Automation. IEEE Computer Society Press, 1993, pp. 518-524.
9. R. Schlör, B. Josko, and D. Werth, "Using a visual formalism for design verification in industrial environments," in VISUAL'98, Lecture Notes in Computer Science, vol. 1385. Springer-Verlag, 1998, pp. 208-221.
10. C. D. Kloos, Practical Formal Methods for Hardware Design, W. Damm, Ed. Secaucus, NJ, USA: Springer-Verlag New York, Inc., 2001.
11. K. Feyerabend, "Real time symbolic timing diagrams," Department of Computer Science, Oldenburg University, Tech. Rep., September 1996. [Online]. Available: http://ca.informatik.uni-oldenburg.de
12. P. Starke and S. Roch, "Analysing signal-net systems," Informatik- berichte, Humboldt-Universitat zu Berlin, vol. 162, September 2002.
13. E. Emerson, A. Mok, A. Sistla, and J. Srinivana, "Quantitative temporal reasoning," Real-Time Systems, vol. 4, no. 4, pp. 331-352, December 1992. [Online]. Available: http://dx.doi.org/10.1007/BF00355298
14. S. Roch, "extended computation tree logic," in Workshop Concurrency, Speci & Programming, number 140 in Informatik-Berichte, Humboldt- Universität zu Berlin, Oktober 2000, pp. 225-234.
15. J. Thieme, "Symbolische erreichbarkeitsanalyse und automatische im- plementierung strukturierter, zeitbewerteter steuerungsmodelle," Ph.D. dissertation, Mathematisch-Naturwissenschaftlich-Technische Fakultät (Ingenieurwissenschaftlicher Bereich) der Martin-Luther-Universität Halle-Wittenberg, 2002.
16. D. Missal, M. Hirsch, and H.-M. Hanisch, "Hierarchical distributed controllers - design and verification," in IEEE International Conference on Emerging Technologies and Factory Automation (ETFA'2007), Patras, 2007, pp. 657-664.