Digital architecture and interface of the new ATLAS pixel front-end IC for upgraded LHC luminosity

IEEE Transactions on Nuclear Science

Volumn 56, Issue 2, 2009, Pages 388-393

  Arutinov, David ^a   Barbero, Marlon ^a   Beccherle, Roberto ^b   Büscher, Volker ^a   Darbo, Giovanni ^b   Ely, Robert ^c   Fougeron, Denis ^d   Garcia Sciveres, Maurice ^c   Gnani, Dario ^c   Hemperek, Tomasz ^a   Karagounis, Michael ^a   Kluit, Ruud ^e   Kostyukhin, Vadim ^b   Mekkaoui, Abderrezak ^c   Menouni, Moshine ^d   Schipper, Jan David ^e   Wermes, Norbert ^a  

^a UNIVERSITY OF BONN   (Germany)

^b INFN SEZIONE DI GENOVA   (Italy)

^c LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^d AIX MARSEILLE UNIVERSITÉ   (France)

^e NIKHEF   (Netherlands)

Author keywords

Digital integrated circuits; FE I4; Front end electronics; Pixel detectors; Pixel electronics

Indexed keywords

COMPUTER CIRCUITS; DIGITAL STORAGE; LUMINANCE; MICROPROCESSOR CHIPS; PIXELS; READOUT SYSTEMS; TIMING CIRCUITS;

ATLAS PIXEL; ATLAS PIXEL DETECTORS; DATA STORAGE; DIGITAL ARCHITECTURE; DIGITAL LOGIC; FRONT END ELECTRONICS; NEW MECHANISMS; PIXEL DETECTOR;

DIGITAL INTEGRATED CIRCUITS;

EID: 64749107579     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2009.2015318     Document Type: Article

References (13)

1. G. Aad et al., ATLAS collaboration, "The ATLAS experiment at the CERN large hadron collider," J. Inst., vol. 3, p. S08003, 2008.
2. ATLAS collaboration, Inner Tracker: Tech. Design Rep., 1 CERNLHCC-97-016 [Online]. Available: http://cdsweb.cern.ch
3. ATLAS collaborationG. Aad et al., ATLAS Pixel Detector: Tech. Design Rep., CERN-LHCC-98-013 [Online]. Available: http://cdsweb.cern.ch
4. G. Aad et al., ATLAS collaboration, "ATLAS pixel detector electronics and sensors," J. Inst., vol. 3, p. P07007, 2008.
5. M. Barbero et al., "A new ATLAS front-end IC for upgraded LHC luminosity," Nucl. Instrum. Methods Phys. Res. A, to be published.
6. M. Karagounis et al., "Development of the ATLAS FE-I4 pixel readout IC for b-layer upgrade and super-LHC," in Proc. Topical Workshop Electronics for Particle Physics, Naxos, Greece, 2008 [Online]. Available: http://indico.cern.ch/conferenceOtherViews.py?view=standard&confId=21985
7. T. Sjostrand, L. Lonnblad, S. Mrenna, and P. Skands, Pythia 6.3 Physics and Manual, FERMILAB-PUB-03-457, LU-TP-03-38, hep-ph/0308153.
8. S. Agostinelli et al., The GEANT4 Collaboration, "GEANT4-A simulation toolkit," Nucl. Instrum. Methods Phys. Res. A, vol. A506, pp. 250-303, 2003.
9. D. Fakinos, "Theory and methodology on the M/G/K group-arrival loss system," Eur. J. Oper. Res., vol. 44, pp. 75-83, 1990.
10. M. Garcia-Sciveres et al., "FE-I4 chip size," ATLAS Pixel Upgrade for SLHC-Electronics, Internal Document, 2008.
11. R. Beccherle and G. Darbo, "MCC-I2.1 specifications," ATLAS Pixel Internal Document, 2003 [Online]. Available: http://www.ge.infn.it/ATLAS/ Electronics/home.html
12. M. Menouni et al., "Design and measurements of SEU tolerant latches," in Proc. Topical Workshop Electronics for Particle Physics, Naxos, Greece, 2008 [Online]. Available: http://indico.cern.ch/ conferenceOtherViews.py?view=standard&confId=21985
13. ATLAS collaboration, Inner Tracker: Tech. Design Rep., 2 CERNLHCC-97-017 [Online]. Available: http://cdsweb.cern.ch