A 12-bit high performance low cost pipeline ADC

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2003, Pages 471-474

  Le, H P ^a   Zayegh, A ^a   Singh, J ^a  

^a VICTORIA UNIVERSITY   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; CMOS TECHNOLOGY; DEVICE COMPLEXITY; FLASH-ADC; LOW COSTS; MAJOR FACTORS; PIPELINE ADCS; POWER CONSUMPTION; POWER SAVINGS; TOTAL POWER; DESIGN AND IMPLEMENTATIONS; PIPELINE ANALOG-TO-DIGITAL CONVERTERS;

CMOS INTEGRATED CIRCUITS; ANALOG TO DIGITAL CONVERSION; MEMORY ARCHITECTURE;

PIPELINES;

EID: 6444222606     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2003.1301824     Document Type: Conference Paper

References (12)

1. T. B. Cho, D. W. Cline, S. G. Conroy and P. Gray, "Design Considerations for Low- Power, High- Speed CMOS Analog/Digital Converters," Proceedings of the IEEE Symposium on Low Power Electronics, pp. 70-73, 1994.
2. A. Stojcevski, J. Singh, and A. Zayegh, "Performance Analysis of a CMOS Analog to Digital Converter for Wireless Telecommunications." Proceedings of IEEE, ISIC-2001, pp. 59-62,2001;
3. P. G. Gray, P. J. Hunt, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits: Forth Edition, John Wiley & Son Inc., 2001.
4. W. Xu and E. G. Friedman., "A CMOS Miller Hold Capacitance Sample-and-Hold Circuit to Reduce Charge Sharing Effect and Clack Feedthrough," Proceedings of 15th Annual IEEE International ASIC/SOC Conference, pp. 92-96, 2002.
5. M. Waltari and K. Halonen, "A 10-hit 220- MSample/s CMOS Sample-and-Hold Circuit," Proceedings of IEEE International Symposium on Circuits and Systems, vol. 1, pp. 253-256, 1998.
6. A. Stojcevski, H. P. Le, A. Zayegh, and J. Singh, "High Performance Flash ADC with Reduced Power and Complexity in a Simulation Environment," Accepted for publication in the Mediterranean Conference on Modelling and Simulation (MCMS'O3), Italy, 2003.
7. A. Stojcevski, H. P. Le, A. Zayegh, and J. Singh, "Flash ADC Architecture," Accepted for Publication in IEE Electronic Letters Journal, Feb. 2003.
8. H. P. Le, A. Zayegh, and J. Singh, "A High-speed Low-Power CMOS Comparator with 10-bit resolution," Proceedings of the Fourth International Conference on Modelling and Simulation (MS'02), Australia, pp. 138-142,2002.
9. M. N. Horenstein, Microelectronic Circuits and Devices. USA Prentice Hall Inc., 1996.
10. C.-C. Hsu and J:T. Wu, "A 125 MHz-86 dB IM3 Programmable-Gain Amplifier," 2002 Symposium on VLSI Circuits, pp. 32-34, 2002.
11. H. P. Le, A. Zayegh, and J. Singh, "Noise Modelling for a High-speed CMOS Comparator," Accepted for publication in the Mediterranean Conference On Modelling And Simulation 2003 (MCMS'O3). Italy, 2003.
12. T. Stockstad and H. Yoshizawa, "A 0.9-V 0.5 mA Rail-to-Rail CMOS Operational Amplifier," IEEE Journal of Solid-State Circuits, vol.37, pp. 286-292,2002.