On the attenuation of DAC aliases through multiphase clocking

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 56, Issue 3, 2009, Pages 190-194

  van Zeijl, Paul T M ^a   Collados, Manel ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b NXP SEMICONDUCTORS   (Netherlands)

Author keywords

Alias cancellation; Digital to analog conversion (DAC); Multiphase clocking; Polar transmitters

Indexed keywords

CLOCKS; INTERPOLATION; TRANSMITTERS;

ALIAS CANCELLATION; AMPLITUDE MODULATORS; CLOCK PHASIS; MULTI-PHASE CLOCKING; POLAR TRANSMITTER; SIGNAL DATA; SINGLE CLOCK; SPURIOUS EMISSIONS;

DIGITAL TO ANALOG CONVERSION;

EID: 64049092492     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2009.2015365     Document Type: Article

References (11)

1. Y. Zhou and J. Yuan, "A low distortion wide-band CMOS direct digital RF amplitude modulator," in Proc. ESSCIRC, 2002, pp. 775-778.
2. Y. Zhou and J. Yuan, "An 8-bit 100-MHz low glitch interpolation DAC," in Proc. ISCAS, 2001, pp. IV-116-IV-119.
3. Y. Zhou and J. Yuan, "A direct digital RF amplitude modulator," in Proc. ISCAS, 2002, pp. I-141-I-144.
4. Y. Zhou and J. Yuan, "A 10-bit wide-band CMOS direct digital RF amplitude modulator," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1182-1188, Jul. 2003.
5. J. Yuan and Y. Zhou, "A direct digital amplitude modulator," U.S. Patent 7 164 328, Jan. 16, 2007.
6. P. T. M. van Zeijl and M. Collados, "A digital envelope modulator for an OFDM WLAN polar transmitter in 90 nm CMOS," in Proc. Int. Symp. VLSI-DAT, Hsinshu, Taiwan, Apr. 25-27, 2007, pp. 192-195.
7. P. T.M. van Zeijl and M. Collados, "A multi-standard envelope modulator for polar transmitters in 90 nm CMOS," in Proc. Radio Freq. Integr. Circuits Symp., Honolulu, HI, Jun. 3-5, 2007, pp. 373-376.
8. P. T. M. van Zeijl and M. Collados, "A digital envelope modulator for a WLAN OFDM polar transmitter in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2204-2211, Oct. 2007.
9. A. Kavousian, D. K. Su, and B. A. Wooley, "A digitally modulated polar CMOS PA with 20 MHz signal BW," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007, pp. 78-79.
10. M. Collados, P. T. M. van Zeijl, and N. Pavlovic, "High-power digital envelope modulator for a polar transmitter in 65 nm CMOS," in Proc. CICC, San Jose, CA, 2008, pp. 733-736.
11. J. Deveugele, P. Palmers, and M. S. J. Steyaert, "Parallel-path digital-to-analog converters for Nyquist signal generation," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1073-1082, Jul. 2004.