A digital envelope modulator for a WLAN OFDM polar transmitter in 90 nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 10, 2007, Pages 2204-2211

  Van Zeijl, Paul T M ^a,b   Collados, Manel ^a,c  

^a IEEE

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

^c NXP Research   (Netherlands)

Author keywords

CMOS; Digital transmitters; IEEE 802.11a; IEEE 802.11g; Multi standard; OFDM; Polar transmitter; RF transmitter; Software defined radio; Wireless; WLAN

Indexed keywords

BAND STRUCTURE; CMOS INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING; POWER AMPLIFIERS; QUADRATURE AMPLITUDE MODULATION; RADIO TRANSMITTERS; THERMOMETERS; WIRELESS LOCAL AREA NETWORKS (WLAN);

BAND SPECTRAL MASK; DIGITAL ENVELOPE MODULATOR; POLAR TRANSMITTER; SOFTWARE-DEFINED-RADIO TRANSMITTER; STATE-OF-THE-ART DAC;

MODULATORS;

EID: 34748821687     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.905239     Document Type: Conference Paper

References (17)

1. I. Vassiliou et al., "A single-chip digitally calibrated 5.15-5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2221-2231, Dec. 2003.
2. R. Ahola et al., "A single chip CMOS transceiver for- 802.11a/b/g WLANs," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 92-93.
3. L. Nathawad et al., "An IEEE 802.11a/b/g SOC for embedded WLAN applications," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 364-365.
4. K. Vavelidis et al., "A dual-band 5.15-5.35 GHz, 2.4-2.5 GHz 0.18μm CMOS transceiver for 802.11a/b/g wireless LAN," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1180-1184, Jul. 2004.
5. S. S. Mehta et al., "An 802.11g WLAN SoC," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2483-2491, Dec. 2005.
6. Y. Zhou and J. Yuan, "A 10-bit wideband CMOS direct digital RF amplitude modulator," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1182-1188, Jul. 2003.
7. P. Eloranti and P. Seppinen, "Direct-digital RF modulator in 0.13 μm CMOS for wideband multi-radio applications," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 532-533.
8. R. B. Staszewski et al., "All-digital PLL and GSM-EDGE transmitter in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 316-317.
9. M. Elliot et al., "A polar modulator transmitter for EDGE," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 190-191.
10. J. H. Chen, P. Fedorenko, and J. Stevenson Kennedy, "A low voltage W-CDMA polar transmitter with digital envelope path gain compensation," IEEE Microw. Wireless Compon. Lett., vol. 16, no. 7, pp. 428-430, Jul. 2006.
11. P. Nagle, R. M. Husseini, A. Grebennikov, W. K. M. Ahmed, and F. McGrath, "A novel wideband digital power amplifier and transmitter architecture for multimode handsets," in Proc. IEEE Radio and Wireless Conf. (RAWCON), Sep. 2004, pp. 171-174.
12. P. J. Nagle, "Envelope elimination and restoration amplifier and method thereof," patent application WO2004/034570.
13. M. Talonen and S. Lindfors, "System requirements for OFDM polar transmitters," in Proc. European Conf. Circuit Theory and Design, 2005, vol. 3, pp. III/69-III/72.
14. P. T. M. van Zeijl and M. Collados, "A digital envelope modulator for an OFDM WLAN polar transmitter in 90 nm CMOS," in Proc. Int. Symp. VLSI Design, Automation, and Test, Hsinchu, Taiwan, R.O.C., Apr. 2007, pp. 192-195.
15. A. Kavousian, D. Su, and B. Wooley, "A digital modulated polar CMOS PA with 20 MHz signal BW," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 78-79.
16. P. T. M. van Zeijl et al., "Rembrandt: An RF ASIC for DECT TDMA application," in Proc. European Solid-State Circuits Conf., Southampton, U.K., Sep. 1997, pp. 144-147.
17. 2," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1948-1958, Dec. 1998.