Characterization and failure analysis of wafer bonded devices and unfilled through-Silicon-Vias (TSVs)

Conference Proceedings from the International Symposium for Testing and Failure Analysis

Volumn , Issue , 2008, Pages 368-374

  Cassidy, C ^a   Kraft, J ^a   Koppitsch, G ^a   Brandlhofer, E ^a   Steiner, M ^a   Schrank, F ^a   Erwin, D ^b   Raz Moyal, E ^b  

^a AMS AG   (Austria)

^b GATAN INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

3-D INTEGRATIONS; ON WAFERS; SAMPLE PREPARATIONS; THROUGH-SILICON VIAS; TOOLSET;

FAILURE ANALYSIS; SAFETY FACTOR; SEMICONDUCTING SILICON COMPOUNDS; SEMICONDUCTOR DEVICES; SILICON WAFERS; WAFER BONDING;

QUALITY ASSURANCE;

EID: 63549105995     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1361/cp2008istfa368     Document Type: Conference Paper

References (6)

1. P.S Andry, C. Tsang, E. Sprogis, C. Patel, S.L. Wright, B.C. Webb, L.P. Buchwalter, D. Manzer, R. Horton, R. Polastre, J. Knickerbocker, Proceedings -Electronic Components and Technology Conference, v 2006, Proceedings - IEEE 56th Electronic Components and Technology Conference, 2006, p 831-837, 2006.
2. S.L. Burkett, X. Qiao, D. Temple, D. Stoner and G. McGuire, J. Vac. Sci. Technol. B, Vol. 22, No. 1, Jan/Feb 2004.
3. Semiconductor International, Special Report - 3D integration, March 2008 issue (available online at http://semiconductor.net/enewsletter/CA6539300/3572. html).
4. ITRS 2007 winter conference presentations (available online at http://www.itrs.net/Links/2007Winter/2007-Winter-Presentations/Presentations. html)
5. U.S Patent: Method of Anisotropically Etching Silicon; Inventors: Franz Laermer and Andrea Shilp of Robert Bosch GmbH, U.S. Patent No. 5501893,1996.
6. J. Kraft, A. Hueber, S.Camiello, F.Schrank, E.Wachmann, Passivation Integrity Investigations for Through Wafer Interconnects, Proceedings - International Reliability Physics Symposium, pp506-509, 2008.