Challenges of modeling VLSI interconnects in the DSM era

2002 International Conference on Modeling and Simulation of Microsystems - MSM 2002

Volumn , Issue , 2002, Pages 645-648

  Arora, Narain D ^a  

^a Simplex Solutions Inc   (United States)

Author keywords

Interconnect modeling; Interconnect parasitic extraction; Silicon validation of interconnect models

Indexed keywords

BANDWIDTH; BOUNDARY ELEMENT METHOD; CAPACITANCE; DIFFERENTIAL EQUATIONS; EXTRACTION; FINITE ELEMENT METHOD; INTERCONNECTION NETWORKS; MAXWELL EQUATIONS; SILICON;

FREQUENCY BANDWIDTH; INTERCONNECT MODELING; INTERCONNECTS PARASITIC; SILICON VALIDATION;

VLSI CIRCUITS;

EID: 6344265792     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. C.K. Cheng, J. Lillis, S. Lin and N. Chang, "Interconnect Analysis and Synthesis", John Wiley & Sons, 2000.
2. M.N.O. Sadiku, "Numerical techniques in Electromagnetics", CRC press, 1992.
3. K. Nabors and J. White, IEEE Trans. Computer-Aided Design, 10,1447,1991.
4. M. Kamon, M.J. Tsuk, and J. White, IEEE Trans. Microwave Theory and Technique, 42, 1750,1994.
5. N.D. Arora, Tutorial on Interconnect Modeling, ISQED March 2001.
6. Y.L. LeCoz and R.B. Iverson, Solid-State Electron. 35, 1005, 1992.
7. W.H. Kao, C.Y. Lo, M. Basel and R. Singh, Proc. IEEE, 89, 729 (2001).
8. B. Krauter and S. Malhotra, Proc. 35th DAC, 303,1998.
9. Fire & ICE, User's Guide, 2000 http//simplex.com
10. N.D. Arora, K.V. Raol, R. Schumann, and L.M. Richardson, IEEE Trans., Computer-Aided Design, 15, 58,1996.
11. M. Beattie and R. Pileggi, Proc. 36th DAC, 915 (1999).
12. Y. Ismail, and E. Friedman, "On chip inductance in High speed integrated circuits", Kluwer Academic Publishers, 2001.
13. A.E. Ruehli, IBM J. Res. Dev., 16, 470 (1972).
14. rd DAC, 377, 1996.
15. D. Sylvester and C. Hu, Proc. IEEE, 89, 634 (2001).