SoC-C: Efficient programming abstractions for heterogeneous multicore systems on chip

Embedded Systems Week 2008 - Proceedings of the 2008 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'08

Volumn , Issue , 2008, Pages 99-108

  Reid, Alastair D ^a   Flautner, Krisztian ^a   Grimley Evans, Edmund ^a   Lin, Yuan ^b  

^a ARM LTD   (United Kingdom)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTANT ENERGIES; CONVENTIONAL APPROACHES; DIGITAL VIDEO BROADCASTS; DISTRIBUTED MEMORIES; END CONSUMERS; ERROR-PRONE; HETEROGENEOUS MULTI CORES; LANGUAGE EXTENSIONS; MAPPING APPLICATIONS; MEMORY HIERARCHIES; PROGRAMMING ABSTRACTIONS; SEQUENTIAL PROGRAMS; SOC PLATFORMS; SOFTWARE-DEFINED RADIOS; SYSTEM-ON-CHIP PLATFORMS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPLEXATION; COMPUTER GRAPHICS; COMPUTER PROGRAMMING; COMPUTER SOFTWARE PORTABILITY; DATA STORAGE EQUIPMENT; DIGITAL RADIO; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; PIPELINES; PROGRAM COMPILERS; PROGRAMMABLE LOGIC CONTROLLERS; RADIO;

EMBEDDED SYSTEMS;

EID: 63349107315     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450095.1450112     Document Type: Conference Paper

References (16)

1. P. L. Bird, A. Rawsthorne, and N. P. Topham. The effectiveness of decoupling. In International Conference on Supercomputing, pages 47-56, 1993.
2. M. Bridges et al. Revisiting the sequential programming model for multi-core. In MICRO 2007: Proc. of Symposium on Microarchitecture, 2007.
3. J. Dai, B. Huang, L. Li, and L. Harrison. Automatically partitioning packet processing applications for pipelined architectures. In PLDI 2005, pages 237-248, 2005.
4. W. Du, R. Ferreira, and G. Agrawal. Compiler support for exploiting coarse-grained pipelined parallelism. In Proc. of Conf. on High Performance Networking and Computing (SC2003), page 8, 2003.
5. M. I. Gordon et al. A stream compiler for communication-exposed architectures. In Proc. Architectural Support for Programming Languages and Operating Systems, pages 291-303, 2002.
6. H. Lauer and R. Needham. On the duality of operating system structures. In Proc. Symposium, on Operating Systems, 1978.
7. G. C. Necula et al. CIL: Intermediate language and tools for analysis and transformation of C programs. In CC '02: Proc. Int. Conf. on Compiler Construction, pages 213-228. Springer-Verlag, 2002.
8. G. Ottoni, R. Rangan, A. Stoler, and D. I. August. Automatic thread extraction with decoupled software pipelining. In MICRO '05: Proc. Int. Symposium on Microarchitecture, Nov 2005.
9. S. Palacharla and J. E. Smith. Decoupling integer execution in superscalar processors. In MICRO 28: Proc. of International Symposium on Microarchitecture, pages 285-290, 1995.
10. J. E. Smith. Decoupled access/execute computer architectures. ACM Trans. Comput. Syst., 2(4):289-308, 1984.
11. J. Subhlok et al. Exploiting task and data parallelism on a multicomputer. In Proc. of Symp. on Principles and Practice of Parallel Programming, 1993.
12. W. Thies et al. Teleport messaging for distributed stream programs. In PPoPP '05: Proc. of Symposium on Principles and Practice of Parallel Programming, pages 224-235. ACM Press, 2005.
13. W. Thies et al. A practical approach to exploiting coarse-grained pipeline parallelism in C programs. In MICRO 2007, 2007.
14. P. van der Wolf et al. Design and programming of embedded multiprocessors: An interface-centric approach. In CODES+ISSS'04: Hardware/Software Codesign and System, Synthesis, 2004.
15. P. H. Wang et al. EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system. In Proc. PLDI, 2007.
16. M. Weiser. Program slicing. In ICSE '81: Proc. of International Conference on Software Engineering, pages 439-449, 1981.