Speculative DMA for architecturally visible storage in instruction set extensions

Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008

Volumn , Issue , 2008, Pages 243-248

  Kluter, Theo ^a   Brisk, Philip ^a   Lenne, Paolo ^a   Charbon, Edoardo ^a  

^a EPFL   (Switzerland)

Author keywords

Application specific processors; Architecturally visible storage; Instruction set extensions; Speculative direct memory access

Indexed keywords

APPLICATIONS; DATA STORAGE EQUIPMENT; INTEGRATED CIRCUITS; ION SELECTIVE ELECTRODES; PROGRAM COMPILERS;

APPLICATION SPECIFICS; APPLICATION-SPECIFIC PROCESSORS; ARCHITECTURALLY VISIBLE STORAGE; CYCLE-ACCURATE; DMA TRANSFERS; EMBEDDED PROCESSORS; EMULATION PLATFORMS; EXECUTION CORRECTNESS; INSTRUCTION SET EXTENSIONS; MAIN MEMORIES; MEMORY COHERENCES; MEMORY CONSISTENCIES; MINIMAL AREAS; SPECULATIVE DIRECT MEMORY ACCESS;

EMBEDDED SYSTEMS;

EID: 63349085192     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450135.1450191     Document Type: Conference Paper

References (13)

1. ARM Ltd. ARM Cortex-A9 MPCore. http://www.arm.com/products/CPUs/.
2. K. Atasu, G. Dtündar, and C. Özturan. An integer linear programming approach for identifying instruction-set extensions. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, pages 172-77, Jersey City, N.J., Sept. 2005.
3. L. Benini, A. Macii, E. Macii, and M. Poncino. Synthesis of application-specific memory for power optimization in embedded systems. In Proceedings of the 37th Design Automation Conference, pages 300-303, Los Angeles, Calif., June 2000.
4. P. Biswas, N. Dutt, L. Pozzi, and P. Ienne. Introduction of architecturally visible storage in instruction set extensions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-26(3):435-46, Mar. 2007.
5. N. T. Clark, H. Zhong, and S. A. Mahlke. Automated custom instruction generation for domain-specific processor acceleration. IEEE Transactions on Computers, C-54(10):1258-70, Oct. 2005.
6. D. E. Culler, J. P. Singh, and A. Gupta. Parallel Computer Architecture: A Hardware/software Approach. Morgan Kaufmann, San Mateo, Calif., 1999.
7. T. R. Halfhill. EEMBC releases first benchmarks. Microprocessor Report, 1 May 2000.
8. P. Ienne and R. Leupers, editors. Customizable Embedded Processors - Design Technologies and Applications. Systems on Silicon Series. Morgan Kaufmann, San Mateo, Calif., 2006.
9. M. S. Papamarcos and J. H. Patel. A low overhead coherence solution for multiprocessors with private cache memories. In Proceedings of the 11th Annual International Symposium on Computer Architecture, pages 348-54, Ann Arbor, Mich., Jan. 1984.
10. L. Pozzi, K. Atasu, and P. Ienne. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-25(7):1209-29, July 2006.
11. S. Steinke, L. Wehmeyer, B.-S. Lee, and P. Marwedel. Assigning program and data objects to scratchpad for energy reduction. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Paris, Mar. 2002.
12. A. K. Verma, P. Brisk, and P. Ienne. Rethinking custom ISE identification: A new processor-agnostic method. In Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, pages 125-34, Salzburg, Sept. 2007.
13. P. Yu and T. Mitra. Scalable custom instructions identification for instruction set extensible processors. In Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, pages 69-78, Washington, D.C., Sept. 2004.