Introduction of architecturally visible storage in instruction set extensions

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 3, 2007, Pages 435-445

  Biswas, Partha ^a,b   Dutt, Nikil D ^a,c   Pozzi, Laura ^a,d   Ienne, Paolo ^a,e  

^a IEEE   (United States)

^b MATHWORKS INC   (United States)

^c Ringgold Standard Institution Informatics   (United States)

^d UNIVERSITY OF LUGANO   (Switzerland)

^e EPFL   (Switzerland)

Author keywords

Application specific processors; Architecturally visible storage; Instruction set extensions (ISEs)

Indexed keywords

APPLICATION-SPECIFIC PROCESSORS; ARCHITECTURALLY VISIBLE STORAGE; INSTRUCTION SET EXTENSIONS (ISE);

ALGORITHMS; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; IDENTIFICATION (CONTROL SYSTEMS); PROBLEM SOLVING; SYSTEMS ANALYSIS;

PROGRAM PROCESSORS;

EID: 33847740649     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.890582     Document Type: Conference Paper

References (27)

1. K. Atasu, L. Pozzi, and P. Ieime, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in Proc. DAC, 2003, pp. 256-261.
2. L. Pozzi, K. Atasu, and P. Ienne, "Optimal and approximate algorithms for the extension of embedded processor instruction sets," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 7, pp. 1209-1229, Jul. 2006.
3. J. Cong, Y. Fan, G. Han, and Z. Zhang, "Application-specific instruction generation for configurable processor architectures," in Proc. FPGA, 2004, pp. 183-189.
4. P. Biswas, V. Choudhary, K. Atasu, L. Pozzi, P. Ienne, and N. Dutt, "Introduction of local memory elements in instruction set extensions," in Proc. DAC, 2004, pp. 729-734.
5. P. Biswas, S. Banerjee, N. Dutt, L. Pozzi, and P. Ienne, "ISEGEN: Generation of high-quality instruction set extensions by iterative improvement," in Proc. DATE, 2005, pp. 1246-1251.
6. L. Pozzi and P. Ienne, "Exploiting pipelining to relax register-file port constraints of instruction-set extensions," in Proc. CASES, 2005, pp. 2-10.
7. N. Clark, H. Zhong, and S. Mahlke, "Processor acceleration through automated instruction set customization," in Proc. MICRO, 2003, pp. 129-140.
8. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "Synthesis of custom processors based on extensible platforms," in Proc. ICCAD, 2002, pp. 641-648.
9. T. Callahan and J. Wawrzynek, "Adapting software pipelining for reconfigurable computing," in Proc. CASES, 2000, pp. 57-64.
10. R. Razdan and M. D. Smith, "A high-performance microarchitecture with hardware-programmable functional units," in Proc. MICRO, 1994, pp. 172-180.
11. S. Steinke, L. Wehmeyer, B. S. Lee, and P. Marwedel, "Assigning program and data objects to scratchpad for energy reduction," in Proc. DATE, 2002, p. 409.
12. L. Benini, A. Macii, E. Macii, and M. Poncino, "Synthesis of application-specific memory for power optimization in embedded systems," in Proc. DAC, 2000, pp. 300-303.
13. N. Kavvadias and S. Nikolaidis, "Automated instruction-set extension of embedded processors with application to MPEG-4 video encoding," in Proc. ASAP, 2005, pp. 140-145.
14. J. Cong, Y. Fan, G. Han, A. Jagannathan et al., "Instruction set extension with shadow registers for configurable processors," in Proc. FPGA, 2005, pp. 99-106.
15. K. Atasu, G. Dundar, and C. Ozturan, "An integer linear programming approach for identifying instruction-set extensions," in Proc. CODES-ISSS, 2005, pp. 172-177.
16. P. Biswas, N. Dutt, P. Ienne, and L. Pozzi, "Automatic identification of application-specific functional units with architecturally visible storage," in Proc. DATE, 2006, pp. 1-6.
17. R. Dimond, O. Mencer, and W. Luk, "Automating processor customisation: Optimised memory access and resource sharing," in Proc. DATE, 2006, pp. 1-6.
18. C. Huang, S. Ravi, A. Raghunathan, and N. K. Zha, "High-level synthesis using computation-unit integrated memories," in Proc. ICCAD, 2004, pp. 783-790.
19. P. Jain, G. E. Suh, and S. Devadas, "Intelligent SRAM (ISRAM) for improved embedded system performance," in Proc. DAC, 2003, pp. 869-874.
20. R. Schreiber, S. Aditya, S. Mahlke, V. Kathail et al., "PICO-NPA: High-level synthesis of nonprogrammable hardware accelerators," J. VLSI Signal Process. Syst. Arch., vol. 31, no. 2, pp. 127-142, 2002.
21. K. D. Cooper and J. Lu, "Register promotion in C programs," in Proc. PLDI, 1997, pp. 308-319.
22. R. E. Kessler, "The alpha 21264 microprocessor," IEEE Micro. vol. 19, no. 2, pp. 24-36, Mar. 1999.
23. D. M. Gallagher, "Memory disambiguation to facilitate instruction-level parallelism compilation," Ph.D. dissertation, Univ. Illinois at Urbana-Champaign, Urbana, IL, 1995.
24. S. S. Muchnick, Advanced Compiler Design and Implementation. San Mateo, CA: Morgan Kaufmann, 1997.
25. Harvard Machine SUIF, [Online], Available: http://www.eecs. harvard.edu/hube/software/software.html
26. "The SimpleScalar Tool Set, Version 2.0," Comput. Architecture News, pp. 13-25, 1997.
27. The EEMBC TeleBench, Version 1.1. [Online]. Available: http://www.eembc.org/benchmark/telecom.asp