A profiler for a heterogeneous multi-core multi-FPGA system

Proceedings of the 2008 International Conference on Field-Programmable Technology, ICFPT 2008

Volumn , Issue , 2008, Pages 113-120

  Nunes, Daniel ^a   Saldana, Manuel ^b   Chow, Paul ^a  

^a UNIVERSITY OF TORONTO   (Canada)

^b Arches Computing Systems   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY TREES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SEQUENTIAL SWITCHING; TREES (MATHEMATICS);

APPLICATION EXECUTIONS; BINARY-TREE ALGORITHMS; HEAT EQUATIONS; HETEROGENEOUS MULTI CORES; JACOBI ITERATIONS; MULTI-FPGA SYSTEMS; NON-BLOCKING; PARALLEL ENVIRONMENTS; SOURCE CODES; SPECIFIC HARDWARES; UNIVERSITY OF TORONTO;

APPLICATIONS;

EID: 63249130305     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2008.4762373     Document Type: Conference Paper

References (12)

1. Altera. online: http://www.altera.com/. Accessed Oct 13, 2008.
2. DRC Computer. online: http://www.drccomputer.com/. Accessed Oct 13, 2008.
3. S. L. Graham, P. B. Kessler, and M. K. Mckusick. Gprof: a Call Graph Execution Profiler. SIGPLAN Not., 17(6): 120-126, 1982.
4. W. Gropp, E. Lusk, N. Doss, and A. Skjellum. A High-Performance, Portable Implementation of the MPI Message Passing Interface Standard. Parallel Computing, 22(6):789-828, 1996.
5. A. Leko and H. Sherburne. MPE/JumpShot Evaluation, online: www.hcs.ufl.edu/upc/archive/toolevals/Presentations/MPEJumpshotEvaluation.ppt. Accessed Oct 13, 2008.
6. Lesley Shannon and Paul Chow. Maximizing System Performance Using Reconfigurability to Monitor System Communications. In International Conference on Field-Programmable Technology (FPT), pages 231-238, Brisbane, Australia, December 2004.
7. D. P. Nunes. A Profiler for a Heterogeneous Multi-Core Multi-FPGA System. Master's thesis, University of Toronto, Department of Electrical and Computer Engineering, Toronto, Ontario, M5S 3G4, Sept. 2008.
8. B. S., D. C., H. G., and M. P. PAPI: A Portable Interface to Hardware Performance Counters. In Proceedings of Department of Defense HPCMP Users Group Conference, June 1999.
9. M. Saldaña, D. Nunes, E. Ramalho, and P. Chow. Configuration and Programming of Heterogeneous Multiprocessors on a Multi-FPGA System. In 3rd International Conference on ReConFigurable Computing and FPGAs 2006 (ReCon-Fig'06), September 2006.
10. The MPI Forum. MPI: a Message Passing Interface. In Supercomputing '93: Proceedings of the 1993 ACM/IEEE Conference on Supercomputing, pages 878-883, New York, NY, USA, 1993. ACM Press.
11. Xilinx. online: http://www.xilinx.com/. Accessed Oct 13, 2008.
12. Xtreme Data Inc. online: http://www.xtremedatainc.com/. Accessed Oct 13, 2008.