SCOPUS 정보 검색 플랫폼

IEEE Micro

Volumn 29, Issue 1, 2009, Pages 104-115

Mixed-signal approximate computation: A neural predictor case study

(3) Amant, René St a Jiménez, Daniel A b Burger, Doug c

a University of Texas at Austin (United States)

b One UTSA Circle (United States)

c MICROSOFT RESEARCH (United States)

Author keywords

Accuracy; Analog circuits; Approximate computation; Computer architecture; Correlation; Data mining; History; Imprecise; Low power; Mixed signal; Neural predictor; Prediction algorithms; Probability density function; Programmable; Registers

Indexed keywords

ANALOG CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER CIRCUITS; COMPUTERS; INFORMATION MANAGEMENT;

ACCURACY; APPROXIMATE COMPUTATION; CORRELATION; IMPRECISE; LOW POWER; MIXED SIGNAL; NEURAL PREDICTOR; PREDICTION ALGORITHMS; PROGRAMMABLE; REGISTERS;

PROBABILITY DENSITY FUNCTION;

EID: 63149140167 PISSN: 02721732 EISSN: None Source Type: Journal
DOI: 10.1109/MM.2009.10 Document Type: Conference Paper

Times cited : (11)

References (8)

1
- 63149087760
- A 256 Kbits L-Tage Branch Predictor
- JILP, May
- A. Seznec, "A 256 Kbits L-Tage Branch Predictor," J. Instruction-Level Parallelism (JILP), vol. 9, May 2007; http:// www.jilp.org/vol9/v9paper6.pdf.
- (2007) J. Instruction-Level Parallelism , vol.9
- Seznec, A.¹

2
- 23944497343
- Redundant History Skewed Perceptron Predictors: Pushing Limits on Global History Branch Predictors,
- 1554, 2003
- A. Seznec, "Redundant History Skewed Perceptron Predictors: Pushing Limits on Global History Branch Predictors," IRISA tech. report 1554, 2003.
- IRISA tech. report
- Seznec, A.¹

3
- 66749140113
- Low-Power, High-Performance Analog Neural Branch Prediction
- IEEE CS Press
- R. St. Amant, D.A. Jiménez, and D. Burger, "Low-Power, High-Performance Analog Neural Branch Prediction," Proc. 41st Ann. IEEE/ACM Int'l Symp. Microarchitecture (Micro 41), IEEE CS Press, 2008, pp. 447-458.
- (2008) Proc. 41st Ann. IEEE/ACM Int'l Symp. Microarchitecture (Micro 41) , pp. 447-458
- St. Amant, R.¹ Jiménez, D.A.² Burger, D.³

4
- 0003788066
- John Wiley & Sons
- D.A. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley & Sons, 1997.
- (1997) Analog Integrated Circuit Design
- Johns, D.A.¹ Martin, K.²

5
- 27544470260
- Piecewise Linear Branch Prediction
- IEEE CS Press
- D.A. Jiménez, "Piecewise Linear Branch Prediction," Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA 32), IEEE CS Press, 2005, pp. 382-393.
- (2005) Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA 32) , pp. 382-393
- Jiménez, D.A.¹

6
- 34547664408
- Cacti 4.0
- HP Laboratories Palo Alto, tech. report HPL-2006-86
- D. Tarjan, S. Thoziyoor, and N.P. Jouppi, "Cacti 4.0," HP Laboratories Palo Alto, tech. report HPL-2006-86, 2006.
- (2006)
- Tarjan, D.¹ Thoziyoor, S.² Jouppi, N.P.³

7
- 0026910792
- Built-in Selftest (BIST) Structures for Analog Circuit Fault Diagnosis with Current Test Data
- Aug
- S. Wey and C.-L. Krishman, "Built-in Selftest (BIST) Structures for Analog Circuit Fault Diagnosis with Current Test Data," IEEE Trans. Instrumentation and Measurement, vol. 41, no. 4, Aug. 1992, pp. 535-539.
- (1992) IEEE Trans. Instrumentation and Measurement , vol.41 , Issue.4 , pp. 535-539
- Wey, S.¹ Krishman, C.-L.²

8
- 0030169450
- Real-Time Current Testing for a/d Converters
- Mar./Apr
- Y. Miura, "Real-Time Current Testing for a/d Converters," IEEE Design & Test, vol. 13, no. 2, Mar./Apr. 1996, pp. 34-41.
- (1996) IEEE Design & Test , vol.13 , Issue.2 , pp. 34-41
- Miura, Y.¹

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.