Portable and scalable FPGA-based acceleration of a direct linear system solver

Proceedings of the 2008 International Conference on Field-Programmable Technology, ICFPT 2008

Volumn , Issue , 2008, Pages 17-24

  Zhang, Wei ^a   Betz, Vaughn ^b   Rose, Jonathan ^a  

^a UNIVERSITY OF TORONTO   (Canada)

^b ALTERA CORPORATION   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATICALLY GENERATED; DEVELOPMENT COSTS; EXTERNAL MEMORIES; FPGA DESIGNS; LIBRARY FUNCTIONS; LIFE SPANS; LINEAR SYSTEM SOLVERS; LU FACTORIZATIONS; SCIENTIFIC APPLICATIONS; SCIENTIFIC COMPUTATIONS; SINGLE PROCESSORS;

DESIGN; LINEAR SYSTEMS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 63049121558     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2008.4762361     Document Type: Conference Paper

References (17)

1. XtremeData Inc. http://www.xtremedatainc.com.
2. SRC Computers Inc. http://www.srccomp.com.
3. Cray Inc. http://www.cray.com.
4. Open SystemC Initiative. http://www.systemc.org.
5. Altera Corporation. http://www.altera.com/products/ip/ipm-index.html.
6. Agility Handel-C. http://www.agilityds.com/products/c-based-products/dk- design-suite/handel-c.aspx.
7. Intel. Intel Math Kernel Library. http://www.intel.com/cd/software/ products/asmo-na/eng/307757.htm.
8. Intel. Intel Xeon Processor 5160. http://processorfinder.intel.com/ Details.aspx?sSpec=SLABS.
9. Mentor Graphics. Catapult. http://www.mentor.com/prod ucts/esl/high-level-synthesis/catapult-synthesis/index.cfm.
10. L. S. Blackford, J. Demmel, J. Dongarra, I. Duff, S. Ham-marling, G. Henry, M. Heroux, L. Kaufman, A. Lumsdaine, A. Petitet, R. Pozo, K. Remington, and R. C. Whaley. An updated set of basic linear algebra subprograms (blas). ACM Trans. Math. Soft., 28(2):135-151, 2002.
11. V. Daga, G. Govindu, S. Gangadharpalli, V. Sridhar, and V. K. Prasanna. Efficient floatin-point based block LU decomposition on FPGAs. In Proceedings of the International Conference on Engineering of Reconfigure able Systems and Algorithms, 2004.
12. M. deLorimier and A. DeHon. Floating-point sparse matrix-vector multiply for FPGAs. In Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, pages 75-85, 2005.
13. J. J. Dongarra, I. S. Duff, D. C. Sorensen, and H. A. van der Vorst. Numerical Linear Algebra for High-Performance Computers. SIAM, Philadelphia, PA, 1998.
14. A. R. Lopes and G. A. Constantinides. A high throughput FPGA-based floating point conjugate gradient implementation. Lecture Notes in Computer Science, (4943):75-86, 2008.
15. G. R. Morris and V. K. Prasanna. Sparse matrix computations on reconfigurable hardware. Computer, 40(3):58-64, March 2007.
16. L. Zhuo and V. K. Prasanna. Sparse matrix-vector multiplication on FPGAs. In Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, pages 63-74, 2005.
17. L. Zhuo and V. K. Prasanna. High-performance and parameterized matrix factorization on FPGAs. In Proceedings of the 2006 International Conference on Field Programmable Logic and Applications, pages 1-6, 2007.