Design of a novel envelope detector for fast-settling circuits

IEEE Transactions on Instrumentation and Measurement

Volumn 57, Issue 1, 2008, Pages 4-9

  Alegre, J P ^a   Celma, Santiago ^a   Calvo, Belén ^a   García Del Pozo, Jose Maria ^a  

^a UNIVERSITY OF ZARAGOZA   (Spain)

Author keywords

Adaptive control; Data acquisition; Envelope detection; Gain control; Peak detectors

Indexed keywords

ADAPTIVE CONTROL; CONVENTIONAL CIRCUITS; ENVELOPE DETECTION; ENVELOPE DETECTORS; PEAK DETECTORS; RELEASE TIME;

ADAPTIVE CONTROL SYSTEMS; CAPACITORS; DETECTOR CIRCUITS; ELECTRONIC CIRCUIT TRACKING; GAIN CONTROL; SIGNAL DETECTION;

DETECTORS;

EID: 62749174050     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIM.2007.909618     Document Type: Article

References (13)

1. S. M. Zhak, M. W. Baker, and R. Sarpeshkar, "A low-power wide dynamic range envelope detector," IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1750-1753, Oct. 2003.
2. C. Guo, C.-W. Lo, Y.-W. Choi, I. Hsu, T. Kan, D. Leung, A. Chan, and H. C. Luong, "A fully integrated 900-MHz CMOS wireless receiver with on-chip RF and IF filters and 79-dB image rejection," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1084-1089, Aug. 2002.
3. V. W. Leung, J. Deng, P. S. Gudem, and L. E. Larson., "Analysis of envelope signal injection for improvement of RF amplifier intermodulation distortion," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1888-1894, Sep. 2005.
4. J. M. Stevenson and E. Sanchez-Sinencio, "An accurate quality factor tuning scheme for IF and high-Q continuous-time filters," IEEE J. SolidState Circuits, vol. 33, no. 12, pp. 1970-1978, Dec. 1998.
5. Y. P. Tsividis, V. Gopinathan, and L. Toth, "Companding in signal processing," Electron. Lett., vol. 26, no. 17, pp. 1331-1332, Aug. 1990.
6. F. Behbahani, A. Karimi-Sanjaani, W.-G. Tan, A. Roithmeier, J. C. Leete, K. Hoshino, and A. A. Abidi, "Adaptive analog IF signal processor for a wide-band CMOS wireless receiver," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1205-1217, Aug. 2001.
7. N. Krishnapura and Y. P. Tsividis, "Noise and power reduction in filters through the use of adjustable biasing," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1912-1920, Dec. 2001.
8. Y. Tsividis, N. Krishnapura, Y. Palascas, and L. Toth, "Internally varying analog circuits minimize power dissipation," IEEE Circuits Devices Mag., vol. 19, no. 1, pp. 63-72, Jan. 2003.
9. M. H. Rashid, Microelectronic Circuits. Boston, MA: PWS, 1999.
10. S. Khucharoensin and V. Kasemsuwan, "A high performance CMOS current-mode precision full-wave rectifier," in Proc. ISCAS, 2003, pp. I-41-I-44.
11. J. P. Alegre, S. Celma, C. Aldea, and B. Calvo, "Fast-settling envelope detectors," in Proc. IEEE Instrum. Meas. Technol. Conf., Apr. 2006, pp. 926-929.
12. M. S. J. Steyaert, W. Dehaene, J. Craninckx, M. Walsh, and P. Real, "A CMOS rectifier-integrator for amplitude detection in hard disk servo loops," IEEE J. Solid-State Circuits, vol. 30, no. 7, pp. 743-751, Jul. 1995.
13. R. Sarpeshkar, R. F. Lyon, and C. Mead, "A low-power wide-dynamicrange analog VLSI cochlea," Analog Integr. Circuits Signal Process., vol. 16, no. 3, pp. 245-274, Aug. 1998.